HSC-INTERFACEBOARD AD [Analog Devices], HSC-INTERFACEBOARD Datasheet
HSC-INTERFACEBOARD
Related parts for HSC-INTERFACEBOARD
HSC-INTERFACEBOARD Summary of contents
Page 1
FEATURES Specified for 1.75 MSPS for AD7470 (10-Bit) 1.5 MSPS for AD7472 (12-Bit) Low Power AD7470: 3.34 mW Typ at 1.5 MSPS with 3 V Supplies 7.97 mW Typ at 1.75 ...
Page 2
AD7470/AD7472 AD7470–SPECIFICATIONS Parameter DYNAMIC PERFORMANCE Signal to Noise + Distortion (SINAD) Signal-to-Noise Ratio (SNR) Total Harmonic Distortion (THD) Peak Harmonic or Spurious Noise (SFDR) Intermodulation Distortion (IMD) Second Order Terms Third Order Terms Aperture Delay Aperture Jitter Full Power Bandwidth ...
Page 3
AD7472–SPECIFICATIONS Parameter A Version DYNAMIC PERFORMANCE 5 V Signal to Noise + Distortion (SINAD Signal-to-Noise Ratio (SNR Total Harmonic Distortion (THD) –83 –83 –75 Peak Harmonic or Spurious Noise (SFDR) –86 –86 –76 Intermodulation Distortion (IMD) ...
Page 4
AD7470/AD7472 1 TIMING SPECIFICATIONS Limit MIN Parameter AD7470 CLK 30 t 436.42 CONVERT t 1 WAKEUP ...
Page 5
... AD7472BRU 2 EVAL-AD7470CB 2 EVAL-AD7472CB 3 EVAL-CONTROL BOARD HSC-INTERFACE BOARD NOTES SOIC TSSOP. 2 This can be used as a stand-alone evaluation board or in conjunction with the EVAL-CONTROL BOARD for evaluation/demonstration purposes. 3 This board is a complete unit allowing control and communicate with all Analog Devices evaluation boards ending in the CB designators. ...
Page 6
AD7470/AD7472 Pin Mnemonic Function CS Chip Select. Active low logic input used in conjunction with RD to access the conversion result. The conversion result is placed on the data bus following the falling edge of both CS and RD. CS ...
Page 7
TERMINOLOGY Integral Nonlinearity This is the maximum deviation from a straight line passing through the endpoints of the ADC transfer function. The end- points of the transfer function are zero scale, a point 1/2 LSB below the first code transition, ...
Page 8
AD7470/AD7472 CIRCUIT DESCRIPTION CONVERTER OPERATION The AD7470/AD7472 is a 10-bit/12-bit successive approxima- tion analog-to-digital converter based around a capacitive DAC. The AD7470/AD7472 can convert analog input signals in the range Figure 2 shows a very ...
Page 9
ADC TRANSFER FUNCTION The output coding of the AD7470/AD7472 is straight binary. The designed code transitions occur at successive integer LSB values (i.e., 1 LSB, 2 LSB, etc.). The LSB size is = (REF IN)/ 4096 for the AD7472 and ...
Page 10
AD7470/AD7472 PARALLEL INTERFACE The parallel interface of the AD7470 and AD7472 is 10-bits and 12-bits wide respectively. The output data buffers are acti- vated when both CS and RD are logic low. At this point the contents of the data ...
Page 11
CONVERT CONVST BUSY CS RD DBx OPERATING MODES The AD7470 and AD7472 have two possible modes of opera- tion depending on the state of the CONVST pulse at the end of a conversion, Mode 1 and Mode 2. There ...
Page 12
AD7470/AD7472 Mode 1 Figure 14 shows the AD7472 conversion sequence in Mode 1 using a throughput rate of 500 kSPS and a clock frequency of 26 MHz supply the current consumption for the part when converting is ...
Page 13
CODE Figure 19. Typical DNL for 2. +25 ° AD7472 + AD7470 +3V ...
Page 14
AD7470/AD7472 V IN AD780 0 OUT GROUNDING AND LAYOUT The analog and digital power supplies are independent and separately pinned out to minimize coupling between analog and digital sections within the device. To complement the excellent noise performance ...
Page 15
Internal are decoded into MS ADDR , these lines are then asserted 25–24 3-0 as chip selects. The DMAR (DMA Request 1) is used in this 1 setup as the interrupt to ...
Page 16
AD7470/AD7472 PIN 1 0.0118 (0.30) 0.0040 (0.10) PIN 1 0.006 (0.15) 0.002 (0.05) SEATING PLANE OUTLINE DIMENSIONS Dimensions shown in inches and (mm). 24-Lead SOIC (R-24) 0.6141 (15.60) 0.5985 (15.20 0.2992 (7.60) 0.2914 (7.40) 0.4193 (10.65 ...