IDT72V205 IDT [Integrated Device Technology], IDT72V205 Datasheet - Page 19

no-image

IDT72V205

Manufacturer Part Number
IDT72V205
Description
3.3 VOLT CMOS SyncFIFO 256 x 18, 512 x 18, 1,024 x 18, 2,048 x 18, and 4,096 x 18
Manufacturer
IDT [Integrated Device Technology]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
IDT72V205L10PF
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT72V205L10PF8
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT72V205L10PFG
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT72V205L10PFG8
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT72V205L10TF
Manufacturer:
IDT
Quantity:
2
Part Number:
IDT72V205L10TF
Manufacturer:
IDT
Quantity:
1 259
Part Number:
IDT72V205L10TF
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
NOTES:
1. n = PAE offset.
2. For IDT Standard Mode.
3. For FWFT Mode.
4. t
5. PAE is asserted and updated on the rising edge of RCLK only.
6. Select this mode by setting (FL, RXI, WXI) = (1,0,0), (1,0,1), or (1,1,0) during Reset.
NOTES:
1. m = PAF offset.
2. D = maximum FIFO Depth.
3. t
4. PAF is asserted and updated on the rising edge of WCLK only.
5. Select this mode by setting (FL, RXI, WXI) = (1,0,0), (1,0,1), or (1,1,0) during Reset.
WCLK
RCLK
IDT72V205/72V215/72V225/72V235/72V245 3.3V CMOS SyncFIFO
256 x 18, 512 x 18, 1,024 x 18, 2,048 x 18 and 4,096 x 18
WCLK
RCLK
WEN
REN
PAF
WEN
REN
In IDT Standard Mode: D = 256 for the IDT72V205, 512 for the IDT72V215, 1,024 for the IDT72V225, 2,048 for the IDT72V235 and 4,096 for the IDT72V245.
In FWFT Mode: D = 257 for the IDT72V205, 513 for the IDT72V215, 1,025 for the IDT72V225, 2,049 for the IDT72V235 and 4,097 for the IDT72V245.
and the rising edge of WCLK is less than t
PAE
and the rising edge of RCLK is less than t
SKEW2
SKEW2
is the minimum time between a rising RCLK edge and a rising WCLK edge for PAF to go HIGH during the current clock cycle. If the time between the rising edge of RCLK
is the minimum time between a rising WCLK edge and a rising RCLK edge for PAE to go HIGH during the current clock cycle. If the time between the rising edge of WCLK
D - (m + 1) Words in FIFO
t
t
CLKH
n words in FIFO
n + 1words in FIFO
CLKH
Figure 22. Synchronous Programmable Almost-Empty Flag Timing (IDT Standard and FWFT Modes)
Figure 23. Synchronous Programmable Almost-Full Flag Timing (IDT Standard and FWFT Modes)
t
ENS
t
ENS
t
t
CLKL
t
SKEW2
CLKL
(2)
,
(4)
(3)
SKEW2
SKEW2
t
ENH
t
ENH
, then the PAE deassertion may be delayed one extra RCLK cycle.
, then the PAF deassertion time may be delayed an extra WCLK cycle.
t
PAES
t
PAFS
19
TM
n + 1 words in FIFO
n + 2 words in FIFO
D - m Words in FIFO
t
ENS
t
ENS
(2)
(3)
,
t
SKEW2
t
ENH
t
ENH
(3)
COMMERCIAL AND INDUSTRIAL
t
PAES
t
t
PAFS
PAFS
TEMPERATURE RANGES
n Words in FIFO
n + 1 words in FIFO
D - (m + 1) Words
in FIFO
4294 drw 23
4294 drw 22
(2)
,
(3)

Related parts for IDT72V205