hx6136 Honeywell International's Solid State Electronics Center (SSEC), hx6136 Datasheet - Page 3

• Manufacturer Part Number: hx6136
• Description: First-in First-out Memory
• Manufacturer: Honeywell International's Solid State Electronics Center (SSEC)

FIFO – HX6409/HX6218/HX6136
SIGNAL DEFINITIONS
PROGRAMMABLE PARITY OPTIONS
www.honeywell.com/radhard
D: 0 – 35
Q: 0 – 35
CKW
CKR
Signal Name
ENW
ENR
HF
E / F
QF / TQF
EF _Fault
MR
OE
D2
O
I
I
I
I
D1
O
O
X
I
I
D0
X
O
O
I
I
I/O
O
O
O
O
O
I
I
I
I
I
I
I
Conditions
Parity Disabled
Generate Even Parity, Q8, Q17, Q26, Q35
Generate Odd Parity, Q8, Q17, Q26, Q35
Check for Even Parity, Error on Q8, Q17, Q26, Q35, Error is a Low Signal
Check for Odd Parity, Error on Q8, Q17, Q35, Error is a Low Signal
Description
Data Inputs: Data Inputs are written into the FIFO on the rising edge of CKW when
Data Outputs: Data Outputs are read out of the FIFO memory and updated on the
rising edge of CKR when ENR is active and the FIFO is not Empty. The Data
Outputs are in a high impedance state if OE is not active.
Enable Write: An active low signal that enables the write of the Data Inputs on the
CKW rising edge (if FIFO is not full).
Enable Read: An active low signal that enables the read and update of the Data
Outputs on the CKR rising edge (if FIFO is not empty).
Write Clock: The rising edge clocks data into the FIFO when ENW is low (active).
On the rising edge, this signal also updates the Half Full, ¾ Full, Full, and Full Fault
Flags.
Read Clock: The rising edge clocks data out of the FIFO when ENR is low (active).
On the rising edge, this signal also updates the ¼ Full, Empty, and Empty Fault Flags.
Half Full Flag: Updated on the rising edge of CKW and indicating that the FIFO is
greater than half full.
Empty or Full Flag: Empty is updated on the rising edge of CKR, and Full is updated
on the rising edge of CKW.
¼ Full or ¾ Full Flag: ¼ Full is updated on the rising edge of CKR, and ¾ Full is
updated on the rising edge of CKW. ¼ Full signifies 256 or less words in the 1K x 36
FIFO and ¾ Full signifies 256 words or less until a full condition.
Empty or Full Fault Flag: empty Fault is updated on the rising edge of CKR, and Full
Fault is updated on the rising edge of CKW. Empty Fault signifies a read to an already
empty FIFO, and Full Fault signifies a write to an already full FIFO. Once a fault
condition is detected, the Fault Flag remains latched until the empty or full condition is
removed.
Master Reset: Active low signal which, when active, resets device to empty condition
Output Enable: Active low signal which, when active, enables low impedance Data
Outputs, Q: 0 – 35
ENW is active and the FIFO is not full.
3