hb28j128mm3 Renesas Electronics Corporation., hb28j128mm3 Datasheet - Page 84

no-image

hb28j128mm3

Manufacturer Part Number
hb28j128mm3
Description
Multimediacard 32 Mbyte/64 Mbyte/128 Mbyte/256 Mbyte/512 Mbyte
Manufacturer
Renesas Electronics Corporation.
Datasheet
HB28K032/L064/J128/J256/J512MM3, HB28K032/L064/J128/J256RM3
Access Time
Parameter
Synchronous access delay cycles
Synchronous access delay
Asynchronous access delay
Memory access time
Note:
In the CSD are two fields to code the asynchronous and the synchronous access delay time:
The value for the CSD field NSAC is calculated from N
and rounding up to the next integer:
The value for the CSD field TAAC is 1 ms:
For more details on NSAC and TAAC CSD-entries refer to Chapter “Card Specific Data (CSD)”.
References
[1] The MultiMediaCard, System Specification 3.3, MultiMediaCard Association
Number Representations
Rev.0.02, Sep.15.2004, page 84 of 89
TAAC, asynchronous access delay
NSAC, maximum number of cycles for receiving and interpreting of a command frame
NSAC = 0x01
TAAC = 0x0E
Decimal numbers: 1234, no special characters
Hexadecimal numbers: 0xAB, leading 0x, each digit represents 4 bits.
Binary numbers (single bit): ‘0’.
Binary numbers (unsigned bit vector): “100100”.
1K is equal to 1024.
1M is equal to 1K * 1K, except the card capacity. In the card capacity, 1M is equal to 10
and “Card Specific Data”).
1G is equal to 1M * 1K
1. Refer to Chapter “Read, Write and Erase Time-out Conditions”.
NSAC = [N
TAAC = [T
AAD
SAD
] = 1 ms
/100] = [16/100]
Symbol
N
T
T
t
AT
SAD
AAD
SAD
Typ
300
300.8
SAD
Max
16
0.8
(maximum: 16 cycles) by division with 100
*
1
Unit
cycles
s
s
s
Remark
at 20 MHz clock frequency
at 20 MHz clock frequency
6
(“Features”

Related parts for hb28j128mm3