isppac20 Lattice Semiconductor Corp., isppac20 Datasheet - Page 5

no-image

isppac20

Manufacturer Part Number
isppac20
Description
In-system Programmable Analog Circuit
Manufacturer
Lattice Semiconductor Corp.
Datasheet
T
*Note: During device JTAG programming, filsum PACblock analog outputs will stop responding to normal input stimulus. This
is because all configuration information is erased and then re-written as part of a normal programming cycle, momentarily
disrupting the input to output signal path. Behavior is not predictable during either of these steps since the analog outputs are
not clamped during a programming cycle. Usually, however, the outputs will slew to either 0V (Ground) or 5V (V
(VREF
intermediate configurations that occur during the process. DAC outputs will go to -FS (-3V
+FS (+3V
can change due to a number of additional factors and are therefore not predictable until the final device configuration is
reached. Also, any configuration of the comparators that modifies their mode of operation (e.g., hysteresis on, clocked output
mode, etc) can alter output states from initial settings until additional external conditions are reapplied to the device.
TCK
TMS
TDI
TDO
Timing Specifications (JTAG Interface Mode)
SYMBOL
Dynamic Performance
A
tpwcal1
tpwcal2
tcalmin
= 25 C; V
tckmin
tdozx
tdoxz
tmsh
tmss
tpwp
tpwe
tdov
tckh
tdis
tdih
tckl
OUT
DIFF
). This behavior is partially determined by conditions existing immediately prior to device reprogramming and
tmss
tdis
S
tdozx
Minimum Clock Period
TCK High Time
TCK Low Time
TMS Setup Time
TMS Hold Time
TDI Setup Time
TDI Hold Time
TDO Float to Valid Delay
TDO Valid Delay
TDO Valid to Float Delay
Time for a programming operation
Time for an erase operation
Time for auto-cal operation on power-up
Minimum auto-cal pulse width
Time for user initiated auto-cal operation
) for less than 2ms during final programming before assuming the programmed code value. Comparator outputs
= +5.0V (Unless otherwise specified)
tmsh
tdih
tckh
PARAMETER
tdov
tckl
tckmin
tdoxz
Automatically executed at power-up
Executed on rising edge of CAL
Executed in Run-Test/Idle
Executed in Run-Test/Idle
5
TCK
TMS
CAL
V OUT
CONDITION
tmss
Specifications ispPAC20
tcalmin
*(PRGUSR/UBE executed in
Run-Test/Idle state)
tpwp, tpwe
V
tpwcal1, tpwcal2
DIFF
OUT+
(Note: CAL internally
initiated at device turn-on.)
) during bulk erase and then to
= V
MIN.
200
50
50
15
10
15
10
80
80
40
OUT–
TYP.
= 0
MAX. UNITS
supply
100
100
250
100
60
60
60
tmss
) or 2.5V
ms
ms
ms
ms
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns

Related parts for isppac20