xr16m752im48 Exar Corporation, xr16m752im48 Datasheet - Page 9

• Manufacturer Part Number: xr16m752im48
• Description: Xr68m752 -high Performance Duart With 64-byte Fifo
• Manufacturer: Exar Corporation

REV. 1.0.2
The RESET input resets the internal registers and the serial interface outputs in both channels to their default
state (see
function in the device.
The UART provides the user with the capability to bi-directionally transfer information between an external
CPU and an external serial communication device. During Intel Bus Mode (16/68# pin connected to VCC), a
logic 0 on chip select pins, CSA# or CSB#, allows the user to select UART channel A or B to configure, send
transmit data and/or unload receive data to/from the UART. Selecting both UARTs can be useful during power
up initialization to write to the same internal registers, but do not attempt to read from both UARTs
simultaneously. Individual channel select functions are shown in
During Motorola Bus Mode (16/68# pin connected to GND), the package interface pins are configured for
connection with Motorola, and other popular microprocessor bus types. In this mode the M752 decodes an
additional address, A3, to select one of the UART ports. The A3 address decode function is used only when in
the Motorola Bus Mode.
Each UART channel in the M752 has a set of enhanced registers for control, monitoring and data loading and
unloading. The configuration register set is compatible to those already available in the standard single
16C550 and dual ST16C2550. These registers function as data holding registers (THR/RHR), interrupt status
and control registers (ISR/IER), a FIFO control register (FCR), receive line status and control registers (LSR/
LCR), modem status and control registers (MSR/MCR), programmable data rate (clock) divisor registers (DLL/
DLM/DLD), and a user accessible Scratchpad Register (SPR).
Beyond the general 16C550 features and capabilities, the M752 offers enhanced feature registers (EFR, Xon/
Xoff 1, Xon/Xoff 2, TCR, TLR and DLD) that provide automatic RTS and CTS hardware flow control, Xon/Xoff
software flow control, automatic RS-485 half-duplex direction output enable/disable, and programmable FIFO
trigger level control. All the register functions are discussed in full detail later in
Registers” on page
2.2
2.3
2.4
Device Reset
Channel A and B Selection
Channel A and B Internal Registers
Table
16). An active high pulse of longer than 40 ns duration will be required to activate the reset
22.
See Table
T
T
CSA#
ABLE
ABLE
CS#
1
0
1
0
1
0
0
2.
1: C
2: C
HANNEL
HANNEL
CSB#
N/A
A3
1
1
0
0
0
1
A
A
AND
AND
9
HIGH PERFORMANCE DUART WITH 64-BYTE FIFO
Channel A and B selected
B S
B S
Channel A selected
Channel B selected
Channel A selected
Channel B selected
UART de-selected
UART de-selected
ELECT IN
ELECT IN
F
F
Table
UNCTION
UNCTION
16 M
68 M
1.
ODE
ODE
XR16M752/XR68M752
“Section 3.0, UART Internal