lm80cimtx-5 National Semiconductor Corporation, lm80cimtx-5 Datasheet - Page 26

no-image

lm80cimtx-5

Manufacturer Part Number
lm80cimtx-5
Description
Serial Interface Acpi-compatible Microprocessor System Hardware Monitor
Manufacturer
National Semiconductor Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LM80CIMTX-5
Manufacturer:
FUJI
Quantity:
60
Part Number:
LM80CIMTX-5
Manufacturer:
NS
Quantity:
1 572
Part Number:
LM80CIMTX-5
Manufacturer:
NS/国半
Quantity:
20 000
Part Number:
lm80cimtx-5/NOPB
Manufacturer:
ST
Quantity:
6 218
www.national.com
2-3
4-5
4-7
Bit
Bit
0
1
6
7
0
1
2
3
Functional Description
12.8 Fan Divisor Register/RST_OUT/OS — Address 05h
Power on –
12.9 OS Configuration/Temperature Resolution Register — Address 06h
Power on default Serial Bus address
FAN1 Mode
Select
FAN2 Mode
Select
FAN1 RPM
Control
FAN2 RPM
Control
OS pin enable
RST enable
OS status
OS Polarity
OS mode select
Temperature
Resolution
Control
Temp [3:0]
Name
Name
<
7:4
>
is 0101, and
Read/Write
Read/Write
Read/Write
Read/Write
Read/Write
Read/Write
Read only
Read/Write
Read/Write
Read/Write
Read/Write
Read/Write
Read/Write
<
3:0
<
>
7:0
(Continued)
is mapped to VID
>
A one selects the level sensitive input mode while a zero selects Fan count mode
for the FAN1 input pin.
A one selects the level sensitive input mode while a zero selects Fan count mode
for the FAN2 input pin.
FAN1 Speed Control.
If level sensitive input is selected:
will be generated if the FAN2 input is Low),
interrupt will be generated if the FAN2 input is High).
FAN2 Speed Control.
If level sensitive input is selected:
will be generated if the FAN2 input is Low),
interrupt will be generated if the FAN2 input is High).
A one enables OS mode on the RST_OUT/OS output pin, while Bit 7 of this register
is set to zero. If bits 6 and 7 of this register are set to zero the RST_OUT/OS pin is
disabled.
A one sets the RST_OUT/OS pin in the RST mode. In the RST mode, bit 7 of the
Fan Divisor/RST_OUT/OS Register has to be set to one. If bits 6 and 7 of this
register are set to zero the RST_OUT/OS pin is disabled.
Status of the OS.This bit mirrors the state of the RST_OUT/OS pin when in the OS
mode.
A zero selects OS to be active-low, while a one selects OS to be active high. OS is
an open-drain output.
A one selects the one time interrupt mode for OS, while a zero selects comparator
mode for OS. (See in Section 7.0)
A zero selects the default 8-bit plus sign resolution temperature conversions while a
one selects 11-bit plus sign resolution temperature conversions. 8-bit plus sign
conversions time is approximately 100 ms, while 11-bit plus sign conversion time is
approximately 2 seconds.
The lower nibble (4 LSBs) of the 11-bit plus sign temperature data.
[0] (nibble LSB, 0.0625˚C),
(nibble MSB, 0.5˚C). For 8-bit plus sign temperature resolution,
(LSB, 0.5˚C) while
<
<
<
<
<
<
<
<
3:2
3:2
3:2
3:2
5:4
5:4
5:4
5:4
= 0000 0001 binary
>
>
>
>
>
>
>
>
= 00 - divide by 1;
= 01 - divide by 2;
= 10 - divide by 4;
= 11 - divide by 8.
= 00 - divide by 1;
= 01 - divide by 2;
= 10 - divide by 4;
= 11 - divide by 8.
<
3:0
26
<
>
4:6
>
are undefined.
<
5
>
= Temp [1],
>
<
2
2
Description
Description
<
>
= 1 selects and active-low input (An interrupt
= 1 selects and active-low input (An interrupt
>
<
2
2
<
<
>
6
>
= 0 selects an active-high input (an
= 0 selects an active-high input (an
= Temp [2],
<
<
7
7
>
>
<
= Temp 3
4
= Temp [0]
>
= Temp

Related parts for lm80cimtx-5