w83627ehf Winbond Electronics Corp America, w83627ehf Datasheet - Page 15

no-image

w83627ehf

Manufacturer Part Number
w83627ehf
Description
W83627ehf/ef W83627ehg/eg Winbond Lpc I/o
Manufacturer
Winbond Electronics Corp America
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
W83627EHF
Manufacturer:
SMD
Quantity:
8 112
Part Number:
W83627EHF
Manufacturer:
W
Quantity:
20 000
Company:
Part Number:
W83627EHF
Quantity:
140
Part Number:
w83627ehf-A
Manufacturer:
WINBOND/华邦
Quantity:
20 000
5. PIN DESCRIPTION
Note: Please refer to Section 8.2 DC CHARACTERISTICS for details.
AOUT
AIN
IN
IN
IN
IN
IN
IN
I/O
I/O
I/OD
I/OD
I/OD
OUT
OUT
OUT
OD
OD
OD
5.1
cs
t
td
ts
tsp3
tu
LFRAME#
8t
12t
LRESET#
8
12
SYMBOL
LAD[3:0]
SERIRQ
24
PCICLK
12ts
16cs
24t
LDRQ#
8
12
24
IOCLK
PME#
LPC Interface
- Analog output pin
- Analog input pin
- CMOS level Schmitt-triggered input pin
- TTL level input pin
- TTL level input pin with internal pull down resistor
- TTL level Schmitt-triggered input pin
- 3.3V TTL level Schmitt-triggered input pin
- TTL level input pin with internal pull up resistor
- TTL level bi-directional pin with 8 mA source-sink capability
-3.3V TTL level bi-directional pin with 12 mA source-sink capability
- 3.3V TTL level bi-directional Schmitt-triggered pin. Open-drain output with 12 mA sink capability
- CMOS level Schmitt-triggered bi-directional pin. Open-drain output with 16 mA sink capability
- TTL level bi-directional pin. Open-drain output with 24 mA sink capability
- TTL level output pin with 8 mA source-sink capability
-3.3V TTL level output pin with 12 mA source-sink capability
- TTL level output pin with 24 mA source-sink capability
- Open-drain output pin with 8 mA sink capability
- Open-drain output pin with 12 mA sink capability
- Open-drain output pin with 24 mA sink capability
PIN
24-
18
86
21
22
23
27
29
30
I/OD
OD
I/O
IN
O
IN
IN
I/O
IN
12
ts
12t
ts
ts
t
12
12t
System clock input, which is selective by the register according
to the input frequency either 24MHz or 48MHz.
48MHz.
Generated PME event.
PCI clock 33 MHz input.
Encoded DMA Request signal.
Serial IRQ Input/Output.
These signal lines communicate address, control, and data
information over the LPC bus between a host and a peripheral.
Indicates start of a new cycle or termination of a broken cycle.
Reset signal. It can connect to PCIRST# signal on the host.
W83627EHF/EF, W83627EHG/EG
-9-
Publication Release Date: January 18, 2006
FUNCTION
Default is
Revision 1.0

Related parts for w83627ehf