cyv15g0203tb Cypress Semiconductor Corporation., cyv15g0203tb Datasheet - Page 6

• Manufacturer Part Number: cyv15g0203tb
• Description: Independent Clock Dual Hotlink Ii Serializer
• Manufacturer: Cypress Semiconductor Corporation.

Document #: 38-02105 Rev. *B
Pin Definitions
CYV15G0203TB Dual HOTLink II Serializer
TXDA[9:0]
TXDB[9:0]
TXERRA
TXERRB
REFCLKA±
REFCLKB±
TXCLKA
TXCLKB
TXCLKOA
TXCLKOB
RESET
Notes:
2.
3.
Name
Transmit Path Data and Status Signals
Transmit Path Clock Signals
Device Control Signals
When REFCLKx± is configured for half-rate operation, these inputs are sampled relative to both the rising and falling edges of the associated REFCLKx±.
When REFCLKx± is configured for half-rate operation, these outputs are presented relative to both the rising and falling edges of the associated REFCLKx±.
LVTTL Input,
synchronous,
sampled by the
associated
TXCLKx↑ or
REFCLKx↑
LVTTL Output,
synchronous to
REFCLKx↑
asynchronous to
transmit channel
enable / disable,
asynchronous to loss
or return of REFCLKx±
Differential LVPECL or
single-ended
LVTTL input clock
LVTTL Clock Input,
internal pull-down
LVTTL Output
LVTTL Input,
asynchronous,
internal pull-up
I/O Characteristics
[2]
[3]
,
Transmit Data Inputs. TXDx[9:0] data inputs are captured on the rising edge of the
transmit interface clock. The transmit interface clock is selected by the TXCKSELx
latch via the device configuration interface.
Transmit Path Error. TXERRx is asserted HIGH to indicate detection of a transmit
Phase-Align Buffer underflow or overflow. If an underflow or overflow condition is
detected, TXERRx, for the channel in error, is asserted HIGH and remains asserted
until the transmit Phase-Align Buffer is re-centered with the PABRSTx latch via the
device configuration interface. When TXBISTx = 0, the BIST progress is presented
on the associated TXERRx output. The TXERRx signal pulses HIGH for one transmit-
character clock period to indicate a pass through the BIST sequence once every 511
character times.
TXERRx is also asserted HIGH, when any of the following conditions is true:
Reference Clock. REFCLKx± clock inputs are used as the timing references for the
associated transmit PLL. These input clocks may also be selected to clock the
transmit parallel interface. When driven by a single-ended LVCMOS or LVTTL clock
source, connect the clock source to either the true or complement REFCLKx input,
and leave the alternate REFCLKx input open (floating). When driven by an LVPECL
clock source, the clock must be a differential clock, using both inputs.
Transmit Path Input Clock. When configuration latch TXCKSELx = 0, the associated
TXCLKx input is selected as the character-rate input clock for the TXDB[9:0] input. In
this mode, the TXCLKx input must be frequency-coherent to its associated TXCLKOx
output clock, but may be offset in phase by any amount. Once initialized, TXCLKx is
allowed to drift in phase as much as ±180 degrees. If the input phase of TXCLKx drifts
beyond the handling capacity of the Phase Align Buffer, TXERRx is asserted to
indicate the loss of data, and remains asserted until the Phase Align Buffer is
initialized. The phase of the TXCLKx input clock relative to its associated REFCLKx±
is initialized when the configuration latch PABRSTx is written as 0. When the
associated TXERRx is deasserted, the Phase Align Buffer is initialized and input
characters are correctly captured.
Transmit Clock Output. TXCLKOx output clock is synthesized by each channel’s
transmit PLL and operates synchronous to the internal transmit character clock.
TXCLKOx operates at either the same frequency as REFCLKx± (TXRATEx = 0), or
at twice the frequency of REFCLKx± (TXRATEx = 1). The transmit clock outputs have
no fixed phase relationship to REFCLKx±.
Asynchronous Device Reset. RESET initializes all state machines, counters, and
configuration latches in the device to a known state. RESET must be asserted LOW
for a minimum pulse width. When the reset is removed, all state machines, counters
and configuration latches are at an initial state. See Table 2 for the initialize values of
the device configuration latches.
Signal Description
• The TXPLL for the associated channel is powered down. This occurs when OE2x
• The absence of the REFCLKx± signal.
and OE1x for a given channel are both disabled by setting OE2x = 0 and OE1x = 0.
CYV15G0203TB
Page 6 of 19
[+] Feedback