mc68hc908lb8 Freescale Semiconductor, Inc, mc68hc908lb8 Datasheet - Page 99

no-image

mc68hc908lb8

Manufacturer Part Number
mc68hc908lb8
Description
M68hc08 Microcontrollers Microcontroller
Manufacturer
Freescale Semiconductor, Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
mc68hc908lb8CDWE
Manufacturer:
FREESCALE
Quantity:
1 831
Part Number:
mc68hc908lb8CDWE
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
mc68hc908lb8CPE
Manufacturer:
IR
Quantity:
10
10.4.5 Variable Frequency Mode (HRPMODE = 0)
Variable frequency mode is selected when HRPMODE = 0. In this mode the period of the output signal
can be varied, while keeping the duty cycle fixed at 50%.
PERIOD1, PERIOD2, DUTY1, and DUTY2 are calculated from bits P[10:0] in registers
HRPPERH:HRPPERL to produce two frequencies having periods differing by one clock cycle but both
with 50% duty cycles.
The scaled value in STEP[4:0] (the five least significant bits of HRPPERH:HRPPERL) specifies how
many of the selected number of steps are spent on the longer period (PERIOD2). For more detailed
information, see
The formula for calculating the average output period in variable frequency mode (including dithering) is:
where the function INT() represents the integer part of the operand, and 2
factor.
In Variable Frequency Mode, the individual periods and duty cycles are given by:
10.4.6 Variable Duty Cycle Mode (HRPMODE = 1)
Variable duty cycle mode is selected when HRPMODE = 1. This mode allows dithering to be achieved by
varying the duty cycle of the output waveform while keeping the period fixed.
In this mode, the period of both PERIOD1 and PERIOD2 are identical. DUTY2 is automatically set to
DUTY1 + 1. This provides two signals with the same frequency but with duty cycles differing by one bus
clock cycle. Dithering between these two signals can increase the resolution of the output by a factor of
up to 32.
The scaled value in STEP[4:0] (the five least significant bits of HRPDCH:HRPDCL) specifies how many
of the selected number of steps are spent on the longer duty cycle, DUTY2.
For more detailed information, see
Freescale Semiconductor
10.4.7 Dithering
Output Period (seconds)
Table 10-2
DUTY1
DUTY2
Controller.
lists the period and duty cycle values based on the HRPMODE bit.
59PERIOD2
10.4.7 Dithering
PERIOD1
MC68HC908LB8 Data Sheet, Rev. 1
=
=
PERIOD1
------------------------- -
PERIOD2
------------------------- -
2
2
=
----------------------- -
HRPCLK
P 10:0
=
=
[
=
=
----------------------- -
HRPCLK
P[10:0]
---------------------------
P[10:0]
HRPCLK
50% duty cycle
50% duty cycle
Controller.
]
+
+
------------------------------------------------- -
------------------ -
2
INT
SEL[2:0]
1
32
STEP 4:0
---------------------------- -
2
¥
SEL[2:0]
HRPCLK
[
]
SEL[2:0]
is the STEP[4:0] scaling
Functional Description
(EQ 10-1)
(EQ 10-2)
(EQ 10-3)
(EQ 10-4)
(EQ 10-5)
99

Related parts for mc68hc908lb8