mc68hc908lb8 Freescale Semiconductor, Inc, mc68hc908lb8 Datasheet - Page 223

no-image

mc68hc908lb8

Manufacturer Part Number
mc68hc908lb8
Description
M68hc08 Microcontrollers Microcontroller
Manufacturer
Freescale Semiconductor, Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
mc68hc908lb8CDWE
Manufacturer:
FREESCALE
Quantity:
1 831
Part Number:
mc68hc908lb8CDWE
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
mc68hc908lb8CPE
Manufacturer:
IR
Quantity:
10
20.6 5.0-Volt Control Timing
Freescale Semiconductor
NOTES:
V
Run
Wait
Stop
I/O ports Hi-Z leakage current
Input current
Pullup resistors (as input only)
Ports PTA6/KBD6–PTA0/KBD0, PTC2–PTC0, RST, IRQ
Capacitance
Ports (as input or output)
Monitor mode entry voltage
Low-voltage inhibit, trip falling voltage
Low-voltage inhibit, trip rising voltage
Low-voltage inhibit reset/recover hysteresis
(V
POR rearm voltage
POR reset voltage
POR rise time ramp rate
Internal operating frequency
Internal clock period (1/f
RST input pulse width low
IRQ interrupt pulse width low
IRQ interrupt pulse period
1. V
2. Typical values reflect average measurements at midpoint of voltage range, 25°C only.
3. Run (operating) I
4. Wait I
5. Stop I
6. Pullups and pulldowns are disabled. Port B leakage is specified in
7. Maximum is highest voltage that POR is guaranteed.
8. Maximum is highest voltage that POR is possible.
9. If minimum V
DD
TRIPF
loads. Less than 100 pF on all outputs. C
affects run I
than 100 pF on all outputs. C
I
V
–40°C to 125°C
–40°C to 125°C with LVI enabled
DD
(3)
(4)
DD
DD
supply current
(5)
. Measured with ICG and LVI enabled.
= 5.0 Vdc ± 10%, V
is reached.
+ V
DD
DD
HYS
measured using external square wave clock source (f
is measured with OSC1 = V
DD
DD
= V
. Measured with all modules enabled.
(8)
is not reached before the internal POR reset is released, RST must be driven low externally until minimum
TRIPR
(6)
(7)
DD
Characteristic
measured using external square wave clock source (f
OP
(9)
)
(2)
Characteristic
)
SS
(3)
(6)
= 0 Vdc, T
(edge-triggered)
L
= 20 pF on OSC2. All ports configured as inputs. OSC2 capacitance linearly affects wait
(1)
(6)
SS
A
(1)
= T
.
MC68HC908LB8 Data Sheet, Rev. 1
L
A
= 20 pF on OSC2. All ports configured as inputs. OSC2 capacitance linearly
(min) to T
A
(max), unless otherwise noted
V
Symbol
V
V
PORRST
R
V
V
V
C
R
TRIPR
OSC
TRIPF
I
C
POR
POR
I
I
HYS
DD
TST
Out
IL
In
PU
In
= 32 MHz). All inputs 0.2 V from rail. No dc loads. Less
20.8 5.0-Volt ADC
f
Symbol
OP
OSC
V
t
t
t
CYC
t
ILIH
ILIL
DD + 2.5
0.035
RL
(f
3.90
4.00
Min
–10
–1
16
Bus
0
0
= 32 MHz). All inputs 0.2 V from rail. No dc
)
Characteristics.
Note 5
Typ
4.20
4.30
Min
125
750
100
140
700
50
26
18
12
1
(2)
5.0-Volt Control Timing
Max
4.50
4.60
300
+10
100
800
9.1
10
+1
36
12
25
15
Max
8
8
V/ms
Unit
Unit
MHz
t
mA
mA
mV
mV
mV
µA
µA
µA
µA
kΩ
pF
CYC
ns
ns
ns
V
V
V
223

Related parts for mc68hc908lb8