xc4025 Xilinx Corp., xc4025 Datasheet - Page 5

no-image

xc4025

Manufacturer Part Number
xc4025
Description
Logic Cell Array Family , Inc
Manufacturer
Xilinx Corp.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
xc4025-2PG223I
Manufacturer:
XILINX
0
Part Number:
xc4025-4HQ304I
Manufacturer:
XILINX
0
Part Number:
xc4025-4MQ240C
Manufacturer:
XILINX
0
Part Number:
xc4025-4PG223C
Manufacturer:
XILINX
0
Part Number:
xc4025-4PG223I
Manufacturer:
XILINX
0
Part Number:
xc4025-5MQ240
Manufacturer:
XILINX
Quantity:
650
Timing is measured at pin threshold, with 50 pF external capacitive loads (incl. test fixture). When testing fast outputs, only one
output switches. When testing slew-rate limited outputs, half the number of outputs on one side of the device are switching. These
parameter values are tested and guaranteed for worst-case conditions of supply voltage and temperature, and also with the most
unfavorable clock polarity choice.
Guaranteed Input and Output Parameters (Pin-to-Pin)
All values listed below are tested directly, and guaranteed over the operating conditions. The same parameters can also be derived
indirectly from the IOB and Global Buffer specifications. The XACT delay calculator uses this indirect method. When there is a
discrepancy between these two methods, the values listed below should be used, and the derived values must be ignored.
Description
Global Clock to Output (fast) using OFF
Global Clock to Output (slew limited) using OFF
Input Set-up Time, using IFF (no delay)
Input Hold time, using IFF (no delay)
Input Set-up Time, using IFF (with delay)
Input Hold Time, using IFF (with delay)
Set-Up
Set-Up
Set-Up
Set-Up
Input
Time
Input
Time
Hold
Input
Time
Hold
Input
Time
Hold
Hold
&
Global Clock-to-Output Delay
&
&
&
Global Clock-to-Output Delay
T
PDLI
Pad to I1, I2
via transparent
latch, with delay
T
T
PRELIMINARY
T
T
T
T
PG
PG
PG
PG
PG
PG
for -4 Speed Grade
D
D
D
D
IFF
IFF
IFF
IFF
X3201
X3201
X3201
X3201
XC4003 17.6 ns
XC4005 17.9 ns
XC4006 18.0 ns
XC4008 18.3 ns
XC4010 18.6 ns
XC4013 19.3 ns
XC4025 23.5 ns
OFF
OFF
See page 2-52
X3202
X3202
.
.
.
.
.
.
.
.
.
.
2-51
Symbol
(Max)
(Max)
T
T
(Min)
(Min)
(Min)
(Min)
T
T
T
T
ICKOF
PSUF
ICKO
PHF
PSU
Speed Grade
PH
T
PICKD
Input set-up time
pad to clock (IK)
with delay
XC4003
XC4005
XC4006
XC4008
XC4010
XC4013
XC4025
XC4003
XC4005
XC4006
XC4008
XC4010
XC4013
XC4025
XC4003
XC4005
XC4006
XC4008
XC4010
XC4013
XC4025
XC4003
XC4005
XC4006
XC4008
XC4010
XC4013
XC4025
XC4003
XC4005
XC4006
XC4008
XC4010
XC4013
XC4025
XC4003
XC4005
XC4006
XC4008
XC4010
XC4013
XC4025
Device
for -4 Speed Grade
15.1
15.5
15.7
16.1
16.5
17.5
25.5
19.9
20.5
20.7
21.1
21.5
22.5
29.5
18.0
21.5
21.0
20.8
20.4
20.0
19.0
18.0
-6
2.4
2.0
1.8
1.4
1.0
0.5
0
5.1
5.5
5.7
6.1
6.5
7.5
0
0
0
0
0
0
0
XC4003 15.6 ns
XC4005 15.9 ns
XC4006 16.0 ns
XC4008 16.3 ns
XC4010 16.6 ns
XC4013 17.3 ns
XC4025 22.5 ns
12.5
13.0
13.2
13.6
14.0
15.0
22.0
15.2
16.0
16.2
16.6
17.0
18.0
25.0
16.0
18.5
18.0
17.8
17.4
17.0
16.0
15.0
-5
2.0
1.5
1.3
0.9
0.5
0
0
4.0
4.5
4.7
5.1
5.5
6.5
0
0
0
0
0
0
0
X6082
11.6
12.0
12.2
12.6
13.0
14.0
21.0
14.4
15.0
15.2
15.6
16.0
17.0
24.0
15.5
12.0
12.0
12.0
12.0
12.0
12.0
12.0
1.6
1.2
1.0
0.6
0.2
0
0
4.0
4.5
4.7
5.1
5.5
6.5
0
0
0
0
0
0
0
-4
Units
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns

Related parts for xc4025