xc4025 Xilinx Corp., xc4025 Datasheet

no-image

xc4025

Manufacturer Part Number
xc4025
Description
Logic Cell Array Family , Inc
Manufacturer
Xilinx Corp.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
xc4025-2PG223I
Manufacturer:
XILINX
0
Part Number:
xc4025-4HQ304I
Manufacturer:
XILINX
0
Part Number:
xc4025-4MQ240C
Manufacturer:
XILINX
0
Part Number:
xc4025-4PG223C
Manufacturer:
XILINX
0
Part Number:
xc4025-4PG223I
Manufacturer:
XILINX
0
Part Number:
xc4025-5MQ240
Manufacturer:
XILINX
Quantity:
650
*XC4010D has no RAM
Table 1. The XC4000 Family of Field-Programmable Gate Arrays
Features
Device
Appr. Gate Count
CLB Matrix
Number of CLBs
Number of Flip-Flops
Max Decode Inputs (per side)
Max RAM Bits
Number of IOBs
Third Generation Field-Programmable Gate Arrays
– Abundant flip-flops
– Flexible function generators
– On-chip ultra-fast RAM
– Dedicated high-speed carry-propagation circuit
– Wide edge decoders (four per edge)
– Hierarchy of interconnect lines
– Internal 3-state bus capability
– Eight global low-skew clock or signal distribution
Flexible Array Architecture
– Programmable logic blocks and I/O blocks
– Programmable interconnects and wide decoders
Sub-micron CMOS Process
– High-speed logic and Interconnect
– Low power consumption
Systems-Oriented Features
– IEEE 1149.1-compatible boundary-scan logic support
– Programmable output slew rate (2 modes)
– Programmable input pull-up or pull-down resistors
– 12-mA sink current per output
– 24-mA sink current per output pair
Configured by Loading Binary File
– Unlimited reprogrammability
– Six programming modes
XACT Development System runs on ’386/’486-type PC,
NEC PC, Apollo, Sun-4, and Hewlett-Packard 700
series
– Interfaces to popular design environments like
– Fully automatic partitioning, placement and routing
– Interactive design editor for design optimization
– 288 macros, 34 hard macros, RAM/ROM compiler
network
Viewlogic, Mentor Graphics and OrCAD
XC4003
10 x 10
3,000
3,200
100
360
30
80
XC4005
14 x 14
5,000
6,272
196
616
112
42
XC4006
16 x 16
6,000
8,192
256
768
128
48
2-47
XC4000
Logic Cell Array Family
Product Specifications
Description
The XC4000 family of Field-Programmable Gate Arrays
The XC4000 family provides a regular, flexible, program-
XC4000 devices have generous routing resources to ac-
The XC4000 family is supported by powerful and sophisti-
Since Xilinx FPGAs can be reprogrammed an unlimited
For a detailed description of the device features, architec-
(FPGAs) provides the benefits of custom CMOS VLSI,
while avoiding the initial cost, time delay, and inherent risk
of a conventional masked gate array.
mable architecture of Configurable Logic Blocks (CLBs),
interconnected by a powerful hierarchy of versatile routing
resources, and surrounded by a perimeter of program-
mable Input/Output Blocks (IOBs).
commodate the most complex interconnect patterns. They
are customized by loading configuration data into the inter-
nal memory cells. The FPGA can either actively read its
configuration data out of external serial or byte-parallel
PROM (master modes), or the configuration data can be
written into the FPGA (slave and peripheral modes).
cated software, covering every aspect of design: from
schematic entry, to simulation, to automatic block place-
ment and routing of interconnects, and finally the creation
of the configuration bit stream.
number of times, they can be used in innovative designs
where hardware is changed dynamically, or where hard-
ware must be adapted to different user applications. FPGAs
are ideal for shortening the design and development cycle,
but they also offer a cost-effective solution for production
rates well beyond 1000 systems per month.
ture, configuration methods and pin descriptions, see
pages 2-9 through 2-45.
XC4008 XC4010/10D
18 x 18
10,368
8,000
324
936
144
54
12,800*
20 x 20
10,000
1,120
400
160
60
XC4013
24 x 24
13,000
18,432
1,536
576
192
72
XC4020
28 x 28
20,000
25,088
2,016
784
224
84
XC4025
32 x 32
25,000
32,768
1,024
2,560
256
96

Related parts for xc4025

xc4025 Summary of contents

Page 1

... XC4013 XC4020 10,000 13,000 20,000 400 576 784 1,120 1,536 2,016 12,800* 18,432 25,088 160 192 224 XC4025 25,000 1,024 2,560 96 32,768 256 ...

Page 2

XC4000 Logic Cell Array Family Absolute Maximum Ratings Symbol Description V Supply voltage relative to GND CC V Input voltage with respect to GND IN V Voltage applied to 3-state output TS T Storage temperature (ambient) STG T Maximum soldering ...

Page 3

... Speed Grade Symbol Device Max T XC4003 WAF XC4005 10.0 XC4006 11.0 XC4008 12.0 XC4010 13.0 XC4013 15.0 XC4025 21.0 T XC4003 12.0 WAFL XC4005 13.0 XC4006 14.0 XC4008 15.0 XC4010 16.0 XC4013 18.0 XC4025 24.0 T XC4003 WAO XC4005 10.0 XC4006 11.0 XC4008 12.0 XC4010 13.0 XC4013 15.0 XC4025 21.0 T XC4003 12.0 WAOL XC4005 13.0 XC4006 14.0 XC4008 15.0 XC4010 16.0 XC4013 18.0 XC4025 24.0 2- Max Max Units 9.0 8.0 5.0 9.0 6.0 10.0 7.0 11.0 8.0 12.0 9.0 14.0 11.0 19.0 17.0 11.0 7.0 12.0 8.0 13.0 9.0 14.0 10.0 15.0 11.0 17.0 13.0 23.0 20.0 9.0 8.0 6.0 9.0 7.0 10.0 8.0 11.0 9.0 12.0 10.0 14.0 12.0 19.0 18.0 11.0 8.0 12.0 9.0 13.0 10.0 14.0 11.0 15.0 12.0 17.0 14 ...

Page 4

... IO2 XC4005 10.5 XC4006 11.1 XC4008 11.6 XC4010 12.2 XC4013 13.5 XC4025 23.5 T XC4003 10.7 ON XC4005 12.0 XC4006 12.6 XC4008 13.2 XC4010 13.8 XC4013 15.1 XC4025 23.0 T All devices 3.0 OFF T XC4003 24.0 PUS XC4005 26.0 XC4006 28.0 XC4008 30.0 XC4010 32.0 XC4013 36.0 XC4025 52.0 T XC4003 11.6 PUF XC4005 12.0 XC4006 13.0 XC4008 14.0 XC4010 15.0 XC4013 17.0 XC4025 24.0 2- Max Max Units 5.8 5.1 ns 6.0 5.5 ns 6.2 5.7 ns 6.6 6.1 ns 7.0 6.5 ns 8.0 7.5 ns 15.0 14.5 ns 6.8 6 ...

Page 5

... T for -4 Speed Grade PDLI XC4003 17.6 ns Pad to I1, I2 XC4005 17.9 ns via transparent XC4006 18.0 ns latch, with delay XC4008 18.3 ns XC4010 18.6 ns XC4013 19.3 ns XC4025 23.5 ns PRELIMINARY Speed Grade Symbol T XC4003 ICKOF XC4005 . XC4006 . (Max) XC4008 . ...

Page 6

XC4000 Logic Cell Array Family IOB Switching Characteristic Guidelines Testing of the switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Since many internal timing parameters cannot be measured directly, they are derived ...

Page 7

CLB Switching Characteristic Guidelines Testing of the switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Since many internal timing parameters cannot be measured directly, they are derived from benchmark timing patterns. The ...

Page 8

XC4000 Logic Cell Array Family CLB Switching Characteristic Guidelines (continued) Testing of the switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Since many internal timing parameters cannot be measured directly, they are ...

Page 9

CLB RAM Timing Characteristics ADDRESS WRITE WRITE ENABLE DATA IN READ X,Y OUTPUTS VALID READ, CLOCKING DATA INTO FLIP-FLOP CLOCK XQ,YQ OUTPUTS READ DURING WRITE WRITE ENABLE DATA IN (stable during WE) X,Y OUTPUTS DATA IN (changing during WE) X,Y ...

Page 10

XC4000 Logic Cell Array Family Pin Description PC84 PQ100 PG120 VCC 2 I/O (A8) 3 I/O (A9) 4 I/O – I/O – I/O (A10) 5 I/O (A11) 6 – – I/O (A12) 7 I/O (A13) 8 100 – – – ...

Page 11

Pin Bound Description PC84 PQ160 PQ208 PG156 Scan VCC 2 142 183 H3 I/O (A8) 3 143 184 H1 44 I/O (A9) 4 144 185 G1 47 I/O – 145 186 G2 50 I/O – 146 187 ...

Page 12

XC4000 Logic Cell Array Family PQ Pin 156 160 Description PC84 PG156 PQ160 PQ208 Scan Order 142 I/O (A8 143 I/O (A9 144 I 145 I/O ...

Page 13

Pin PC PG PQ1 60 84 156 Description PC84 PG156 PQ160 PQ208 Scan Order GND 43 J14 61 I/O 44 J15 62 I/O 45 J16 63 I/O - K16 64 I/O - K15 ...

Page 14

XC4000 Logic Cell Array Family Pin 191 Description PC84 84 PQ160 PG191 PQ208 Scan Order 160 142 J4 I/O (A8) 3 143 J3 I/O (A9) 4 144 J2 I/O – 145 J1 I/O ...

Page 15

Pin 191 Description PC84 PQ160 PG191 PQ208 Scan Order 160 GND 43 61 K15 I K16 I K17 I/O – 64 K18 I/O – 65 L18 I/O – – L17 I/O – ...

Page 16

XC4000 Logic Cell Array Family Pin †† Description PC84 PQ160 PG191 PQ208 BG225 Scan Order 142 J4 183 I/O (A8) 3 143 J3 184 I/O (A9) 4 144 J2 185 I/O - 145 J1 186 I/O ...

Page 17

Pin Description PC84 PQ160 PG191 PQ208 BG225 Scan Order I M17 87 I N18 88 I P18 89 GND - 70 M16 90 I N17 91 I R18 92 ...

Page 18

XC4000 Logic Cell Array Family Pin PQ160 MQ208 PG223 BG225 PQ240 Scan Order Description 142 183 J4 I/O (A8) 143 184 J3 I/O (A9) 144 185 J2 I/O 145 186 J1 I/O 146 187 H1 I/O - ...

Page 19

XC4013/XC4013D Pinouts (continued) Pin PQ160 MQ208 PG223 BG225 PQ240 Scan Order Description GND 61 79 K15 R8 I K16 L8 I K17 M9 I K18 P9 I L18 R9 I ...

Page 20

XC4000 Logic Cell Array Family Pin Bound Description HQ208 HQ240 PG233 PG299 Scan VCC 183 212 J4 K1 I/O (A8) 184 213 I/O (A9) 185 214 I/O 186 215 I/O 187 ...

Page 21

... P3 20 I/O - 199 I/O - 200 VCC - 201 - XC4025 Pinouts Pin Bound Pin 223 240 299 304 Scan Description VCC - I/O (LDC) GND ...

Page 22

... C I XC4010D - XC4013 - XC4013D - XC4020 - XC4025 - Commercial = MIL-STD-883C Class B XC4025 Pinouts (continued Bound Pin PG 223 240 299 304 Scan Description 223 ...

Related keywords