CY7C4811-10AC Cypress Semiconductor Corp, CY7C4811-10AC Datasheet - Page 12

IC SYNC FIFO 512X9X2 64LQFP

CY7C4811-10AC

Manufacturer Part Number
CY7C4811-10AC
Description
IC SYNC FIFO 512X9X2 64LQFP
Manufacturer
Cypress Semiconductor Corp
Series
CY7Cr
Datasheet

Specifications of CY7C4811-10AC

Function
Synchronous, Dual Port
Memory Size
9.2K (512 x 9 x 2)
Data Rate
100MHz
Access Time
8ns
Voltage - Supply
3.3V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
64-LQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
428-1256

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CY7C4811-10AC
Manufacturer:
CY
Quantity:
8
Part Number:
CY7C4811-10AC
Manufacturer:
CYPRESS
Quantity:
11
Part Number:
CY7C4811-10AC
Manufacturer:
CYPRESS
Quantity:
717
Switching Waveforms
Document #: 38-06005 Rev. **
WCLKA,WCLKB
WENA1(WENB1)
WENA2(WENB2)
(if applicable)
PAEA(PAEB)
RCLKA(RCLKB)
RENA1, RENA2
(RENB1,RENB2)
Programmable Almost Empty Flag Timing
Programmable Almost Full Flag Timing
RENA1, RENA2
(RENB1,RENB2)
WCLKA,WCLKB
WENA1(WENB1)
WENA2(WENB2)
(if applicable)
PAFA(PAFB)
RCLKA(RCLKB)
Notes:
17. t
18. (PAEA,PAEB) offset = n.
19. If a read is preformed on this rising edge of the read clock, there will be Empty + (n-1) words in the FIFO when (PAEA,PAEB) goes LOW.
20. If a write is performed on this rising edge of the write clock, there will be Full - (m-1) words of the FIFO when (PAFA,PAFB) goes LOW.
21. (PAFA,PAFB) offset = m.
22. 256-m words in FIFO for CY7C4801, 512-m words for CY7C4811, 1024-m words for CY7C4821, 2048-m words for CY7C4831, 4096-m words for CY7C4841,
23. t
between the edge of (WCLKA,WCLKB) and the rising (RCLKA,RCLKB) is less than t
8192-m words for CY7C4851.
between the rising edge of (RCLKA,RCLKB) and the rising edge of (WCLKA,WCLKB) is less than t
(WCLKA,WCLKB).
SKEW2
SKEW2
is the minimum time between a rising (WCLKA,WCLKB) and a rising (RCLKA,RCLKB) edge for (PAEA,PAEB) to change state during that clock cycle. If the time
is the minimum time between a rising (RCLKA,RCLKB) edge and a rising (WCLKA,WCLKB) edge for (PAFA,PAFB) to change during that clock cycle. If the time
t
t
CLKH
CLKH
FULL
(continued)
t
SKEW2
IN FIFO
M+1 WORDS
t
t
t
t
ENS
ENS
ENS
ENS
[17]
t
t
t
t
ENH
ENH
ENH
ENH
t
t
CLKL
CLKL
t
Note
PAE
18
Note
Note
20
21
SKEW2
t
PAF
, then (PAEA,PAEB) may not change state until the next RCLK.
t
ENS
SKEW2
, then (PAFA,PAFB) may not change state until the next
t
SKEW2
FULL M WORDS
N + 1 WORDS
IN FIFO
IN FIFO
t
t
[23]
ENS
ENS
CY7C4831/4841/4851
CY7C4801/4811/4821
t
t
ENH
[22]
ENH
Note
19
t
PAF
Page 12 of 23
t
PAE
48X1–12
48X1–13

Related parts for CY7C4811-10AC