ADC08351CIMTC National Semiconductor, ADC08351CIMTC Datasheet - Page 8

no-image

ADC08351CIMTC

Manufacturer Part Number
ADC08351CIMTC
Description
8-Bit/ 42 MSPS/ 40 mW A/D Converter
Manufacturer
National Semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ADC08351CIMTC
Manufacturer:
NSC
Quantity:
39
Part Number:
ADC08351CIMTC
Manufacturer:
NS
Quantity:
385
Part Number:
ADC08351CIMTC
Manufacturer:
NS
Quantity:
2 288
Part Number:
ADC08351CIMTC
Manufacturer:
ST
0
Part Number:
ADC08351CIMTC
Manufacturer:
NS/国半
Quantity:
20 000
Company:
Part Number:
ADC08351CIMTC
Quantity:
255
Part Number:
ADC08351CIMTCX
Manufacturer:
SPANSION
Quantity:
21
Part Number:
ADC08351CIMTCX
Manufacturer:
NS/国半
Quantity:
20 000
Part Number:
ADC08351CIMTCX/NOPB
Manufacturer:
NS/TI
Quantity:
2 800
www.national.com
Specification Definitions
FULL SCALE OFFSET ERROR is the difference between
the analog input voltage that just causes the output code to
transition to the full scale code (all 1’s in the case of the
ADC08351) and the ideal value of 1
of V
INTEGRAL NON-LINEARITY (INL) is a measure of the de-
viation of each individual code from a line drawn from zero
scale (
full scale (
tion of any given code from this straight line is measured
from the center of that code value. The end point test method
is used.
OUTPUT DELAY is the time delay after the rising edge of
the input clock before the data update is present at the out-
put pins.
OUTPUT HOLD TIME is the length of time that the output
data is valid after the rise of the input clock.
PIPELINE DELAY (LATENCY) is the number of clock cycles
between initiation of conversion and the availability of that
conversion result at the output. New data is available at ev-
ery clock cycle, but the data lags the conversion by the pipe-
line delay.
SAMPLING (APERTURE) DELAY is that time required after
the fall of the clock input for the sampling switch to open. The
sample is effectively taken this amount of time after the fall of
the clock input.
Timing Diagram
REF
1
.
2
LSB below the first code transition) through positive
1
2
LSB above the last code transition). The devia-
1
2
LSB below the value
(Continued)
FIGURE 1. ADC08351 Timing Diagram
8
SIGNAL TO NOISE RATIO (SNR) is the ratio of the rms
value of the input signal to the rms value of the other spectral
components below one-half the sampling frequency, not in-
cluding harmonics or dc.
SIGNAL TO NOISE PLUS DISTORTION (S/(N+D) or
SINAD) is the ratio of the rms value of the input signal to the
rms value of all of the other spectral components below half
the clock frequency, including harmonics but excluding dc.
SPURIOUS FREE DYNAMIC RANGE (SFDR) is the differ-
ence, expressed in dB, between the rms values of the input
signal and the peak spurious signal, where a spurious signal
is any signal present in the output spectrum that is not
present at the input.
TOTAL HARMONIC DISTORTION (THD) is the ratio of the
rms total of the first six harmonic components to the rms
value of the input signal.
ZERO SCALE OFFSET ERROR is the difference between
the analog input voltage that just causes the output code to
transition to the first code and the ideal value of
that transition.
DS100895-23
1
2
LSB for

Related parts for ADC08351CIMTC