ADC08351CIMTC National Semiconductor, ADC08351CIMTC Datasheet - Page 11

no-image

ADC08351CIMTC

Manufacturer Part Number
ADC08351CIMTC
Description
8-Bit/ 42 MSPS/ 40 mW A/D Converter
Manufacturer
National Semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ADC08351CIMTC
Manufacturer:
NSC
Quantity:
39
Part Number:
ADC08351CIMTC
Manufacturer:
NS
Quantity:
385
Part Number:
ADC08351CIMTC
Manufacturer:
NS
Quantity:
2 288
Part Number:
ADC08351CIMTC
Manufacturer:
ST
0
Part Number:
ADC08351CIMTC
Manufacturer:
NS/国半
Quantity:
20 000
Company:
Part Number:
ADC08351CIMTC
Quantity:
255
Part Number:
ADC08351CIMTCX
Manufacturer:
SPANSION
Quantity:
21
Part Number:
ADC08351CIMTCX
Manufacturer:
NS/国半
Quantity:
20 000
Part Number:
ADC08351CIMTCX/NOPB
Manufacturer:
NS/TI
Quantity:
2 800
Applications Information
ac performance, isolating the ADC clock from any digital cir-
cuitry should be done with adequate buffers, as with a clock
tree. See Figure 4 .
It is good practice to keep the ADC clock line as short as
possible and to keep it well away from any other signals.
Other signals can introduce jitter into the clock signal. Even
lines with 90˚ crossings have capacitive coupling, so try to
avoid even these 90˚ crossings of the clock line.
Digital circuits create substantial supply and ground current
transients. The logic noise thus generated could have signifi-
cant impact upon system noise performance. The best logic
family to use in systems with A/D converters is one which
employs non-saturating transistor designs, or has low noise
characteristics, such as the 74HC(T) and 74AC(T)Q families.
The worst noise generators are logic families that draw the
largest supply current transients during clock or signal
edges, like the 74F and the 74AC(T) families. In general,
slower logic families, such as 74LS and 74HC(T) will pro-
duce less high frequency noise than do high speed logic
families, such as the 74F and 74AC(T) families.
Since digital switching transients are composed largely of
high frequency components, total ground plane copper
weight will have little effect upon the logic-generated noise.
This is because of the skin effect. Total surface area is more
important than is total ground plane volume.
An effective way to control ground noise is by connecting the
analog and digital ground planes together beneath the ADC
with a copper trace that is narrow compared with the rest of
the ground plane. This narrowing beneath the converter pro-
vides a fairly high impedance to the high frequency compo-
nents of the digital switching currents, directing them away
from the analog pins. The relatively lower frequency analog
ground currents do not create a significant variation across
the impedance of this relatively narrow ground connection.
FIGURE 4. Isolating the ADC Clock from Digital
Circuitry
(Continued)
DS100895-26
11
5.0 TYPICAL APPLICATION CIRCUITS
Figure 5 shows a simple interface for a low impedance
source located close to the converter. As discussed in Sec-
tion 1.0, the series capacitor is optional. Notice the isolation
of the ADC clock signal from the clock signals going else-
where in the system. The reference input of this circuit is
shown connected to the 3V supply.
Video ADCs tend to have input current transients that can
upset a driving source, causing distortion of the driving sig-
nal. The resistor at the ADC08351 input isolates the amplifi-
er’s output from the current transients at the input to the con-
verter.
When the signal source is not located close to the converter,
the signal should be buffered. Figure 6 shows an example of
an appropriate buffer. The amplifier provides a gain of two to
compensate for transmission losses.
Operational amplifiers have better linearity when they oper-
ate with gain, so the input is attenuated with the 68
30 resistors at the non-inverting input. The 330 resistor in
parallel with these two resistors provides for a 75 cable ter-
mination. Replacing this 330
provide a 50
The circuit shown has a nominal gain of two. You can provide
a gain adjustment by changing the 110 feedback resistor to
a 100
The offset adjustment is used to bring the input signal within
the common mode range of the converter. If a fixed offset is
desired, the potentiometer and the 3.3k resistor may be re-
placed with a single resistor of 3k to 4k to the appropriate
supply. The resistor value and the supply polarity used will
depend upon the amount and polarity of offset needed.
The CLC409 shown in Figure 6 was chosen for a low cost
solution with good overall performance.
Figure 7 shows an inverting DC coupled circuit. The above
comments regarding Figure 6 generally apply to this circuit
as well.
resistor in series with a 20
termination.
resistor with one of 100
potentiometer.
www.national.com
and
will

Related parts for ADC08351CIMTC