AD9726 Analog Devices, AD9726 Datasheet - Page 19

• Manufacturer Part Number: AD9726
• Manufacturer: Analog Devices

Specifications of AD9726

• Resolution (bits): 16bit
• Dac Update Rate: 400MSPS
• Dac Settling Time: n/a
• Max Pos Supply (v): +3.47V
• Single-supply: No
• Dac Type: Current Out
• Dac Input Format: LVDS,Par

INTERNAL REFERENCE AND FULL-SCALE OUTPUT
The AD9726 contains an internal 1.2 V precision reference
source; this reference voltage appears at the REFIO pin. It can
be used to drive external circuitry if properly buffered.
Apply an external reference voltage source to the REFIO pin if
desired. The internal source is designed to be easily overdriven
by an external source; however, the internal reference can also
be powered down using the EXTREF bit in SPI Register 0x00.
The reference voltage (either internal or external) is applied to
an external precision resistor at the FSADJ pin. The resulting
current is internally amplified to provide the full-scale current
at the DAC output according to the following equation:
Taking into account the binary value appearing at the data bus
inputs, the output currents I
according to the following equations:
Note that the AD9726 features nonvolatile, factory-calibrated
gain using the internal reference source and a precision 2 kΩ
load. Gain accuracy in any application is, therefore, dependent
upon the accuracy of R
RESET
Following initial power-up and application of a valid DAC clock
signal, the AD9726 should always be initialized with an active
high pulse on the RESET pin. This defaults the programmable
registers, initializes volatile calibration memory, and prepares
the synchronization logic for data. The data bus should be static
prior to the reset pulse. After reset, LVDS data can flow.
The default state of the AD9726 is DDR and twos complement
binary input data. To use the AD9726 in this mode, it is not
necessary to program any device registers. However, the SPI is
enabled by default unless the SPI_DIS pin is connected high. If
not disabled, SPI input pins should not be left floating.
SERIAL PORT INTERFACE
The serial port interface is a flexible and synchronous serial
communications port allowing easy interface to many industry
standard microcontroller and microprocessor protocols
(including both Motorola SPI® and Intel® SSR). The interface
provides read/write access to registers that configure the
operation of the AD9726.
The AD9726 SPI supports single-byte and multibyte transfers as
well as MSB- or LSB-justified data formats. The interface can be
configured in 3-wire mode (in which SDIO is bidirectional) or
the default 4-wire mode (in which SDIO and SDO function as
unidirectional data input and data output, respectively).
I
IOUTA = I
IOUTB = I
OUTFS
= VREF/R
OUTFS
OUTFS
× (1 − DB[15:0])/65536
× DB[15:0]/65536
FSADJ
FSADJ
× 32
.
OUTA
and I
OUTB
can be determined
Rev. B | Page 19 of 24
Communication Cycle
All communication cycles have two phases. The first phase is
concerned with writing an instruction byte into the SPI
controller and always coincides with the first eight rising edges
of SCLK. The instruction byte provides the controller with
information regarding the second phase of the cycle, namely the
data transfer phase. The instruction byte contains the number
of data bytes to be transferred (one to four), a register address,
and a bit initiating a read or write operation.
Any communication cycle begins with CSB going low, which
also resets the SPI control logic. Similarly, any communication
cycle ends with CSB going high, which aborts any incomplete
data transfer. After a communication cycle begins, the next
eight SCLK rising edges interpret data on the SDIO pin as the
instruction byte.
Instruction Byte
The instruction byte bits are shown in the following bit map.
B7
R/W
R/ W
Bit 7 of the instruction byte selects a read or write transfer. If
the bit is set high, a read operation is indicated. If the bit is low,
a write operation is indicated.
N1, N0
Bit 6 and Bit 5 of the instruction byte determine the number of
data bytes to be transferred, as shown in Table 10.
Table 10.
N1
0
0
1
1
A4, A3, A2, A1, A0
Bit 4 through Bit 0 of the instruction byte specify a 5-bit binary
value corresponding to a valid register address. In the case of
multibyte transfers, the location specified is either an initial or
a concluding register address. The SPI controller increments
or decrements this value to generate successive address values
depending on whether LSB or MSB justification is active.
SCLK
SDIO
CSB
SDO
R/W
B6
N1
INSTRUCTION CYCLE
N0
0
1
0
1
N1
N0
Figure 23. SPI Communication Cycle
B5
N0
A4
A3
A2
Transfer one data byte
Transfer two data bytes
Transfer three data bytes
Transfer four data bytes
Description
B4
A4
A1
A0
D7 n D6 n
D7 n D6 n
B3
A3
DATA TRANSFER CYCLE
B2
A2
D2 0 D1 0
D2 0 D1 0 D0 0
B1
A1
AD9726
D0 0
B0
A0