AD7195 Analog Devices, AD7195 Datasheet - Page 17

• Manufacturer Part Number: AD7195
• Description: 4.8 kHz, Ultralow Noise, 24-Bit Sigma-Delta ADC with PGA and AC Excitation
• Manufacturer: Analog Devices

Specifications of AD7195

• Resolution (bits): 24bit
• # Chan: 4
• Sample Rate: n/a
• Interface: Ser,SPI
• Analog Input Type: Diff-Bip,Diff-Uni,SE-Bip,SE-Uni
• Ain Range: (2Vref/PGA Gain) p-p
• Adc Architecture: Sigma-Delta
• Pkg Type: CSP

ON-CHIP REGISTERS
The ADC is controlled and configured via a number of on-chip registers described on the following pages. In the following descriptions,
the term set implies a Logic 1 state and cleared implies a Logic 0 state, unless otherwise noted.
Table 18. Register Summary
Register
Communications
Status
Mode
Configuration
Data
ID
GPOCON
Offset
Full Scale
Addr.
00
00
01
02
03
04
05
06
07
Dir.
W
R
R/W
R/W
R
R
R/W
R/W
R/W
Default
000117
000000
800000
00
80
080060
A6
00
5XXXX0
Bit 7
WEN
RDY
SINC3
FS7
Chop (MSB)
CH7
BURN
D23 (MSB)
D15
D7
1
0
OF23 (MSB)
OF15
OF7
FS23 (MSB)
FS15
FS7
Mode select
Rev. 0 | Page 17 of 44
Bit 6
R/W
ERR
0
FS6
ACX
CH6
REFDET
D22
D14
D6
0
BPDSW
OF22
OF14
OF6
FS22
FS14
FS6
Bit 5
ENPAR
FS5
0
CH5
0
D21
D13
D5
1
0
OF21
OF13
OF5
FS13
FS5
NOREF
FS21
Register address
Bit 4
PARITY
DAT_STA
0
FS4
0
CH4
BUF
D20
D12
D4
0
0
OF20
OF12
OF4
FS20
FS12
FS4
Bit 3
0
CLK1
SINGLE
FS3
0
CH3
U/B
D19
D11
D3
0
0
OF19
OF11
OF3
FS19
FS11
FS3
Bit 2
CREAD
CHD2
CLK0
REJ60
FS2
0
CH2
G2
D18
D10
D2
1
0
OF18
OF10
FS10
FS2
OF2
FS18
Bit 1
0
CHD1
0
FS9
FS1
0
CH1
G1
D17
D9
D1
1
0
OF17
OF9
OF1
FS17
FS9
FS1
AD7195
Bit 0
0
CHD0
0
FS8
FS0 (LSB)
0
CH0
G0 (LSB)
D16
D8
D0 (LSB)
0
0
OF16
OF8
OF0 (LSB)
FS16
FS8
FS0 (LSB)