SAM3N2A Atmel Corporation, SAM3N2A Datasheet - Page 591

• Manufacturer Part Number: SAM3N2A
• Manufacturer: Atmel Corporation

Specifications of SAM3N2A

• Flash (kbytes): 128 Kbytes
• Pin Count: 48
• Max. Operating Frequency: 48 MHz
• Cpu: Cortex-M3
• # Of Touch Channels: 23
• Hardware Qtouch Acquisition: No
• Max I/o Pins: 47
• Ext Interrupts: 47
• Quadrature Decoder Channels: 2
• Usb Speed: No
• Usb Interface: No
• Spi: 2
• Twi (i2c): 2
• Uart: 3
• Ssc: 1
• Graphic Lcd: No
• Video Decoder: No
• Camera Interface: No
• Adc Channels: 8
• Adc Resolution (bits): 10
• Adc Speed (ksps): 384
• Resistive Touch Screen: No
• Temp. Sensor: No
• Crypto Engine: No
• Sram (kbytes): 16
• Self Program Memory: YES
• Dram Memory: No
• Nand Interface: No
• Picopower: No
• Temp. Range (deg C): -40 to 85
• I/o Supply Class: 1.8/3.3
• Operating Voltage (vcc): 1.62 to 3.6
• Fpu: No
• Mpu / Mmu: no / no
• Timers: 6
• Output Compare Channels: 6
• Input Capture Channels: 3
• Pwm Channels: 4
• 32khz Rtc: Yes
• Calibrated Rc Oscillator: Yes

31.6.11.2
11011A–ATARM–04-Oct-10
11011A–ATARM–04-Oct-10
WAVSEL = 10
Figure 31-8. WAVSEL= 00 with trigger
When WAVSEL = 10, the value of TC_CV is incremented from 0 to the value of RC, then auto-
matically reset on a RC Compare. Once the value of TC_CV has been reset, it is then
incremented and so on. See
It is important to note that TC_CV can be reset at any time by an external event or a software
trigger if both are programmed correctly. See
In addition, RC Compare can stop the counter clock (CPCSTOP = 1 in TC_CMR) and/or disable
the counter clock (CPCDIS = 1 in TC_CMR).
Figure 31-9. WAVSEL = 10 Without Trigger
Waveform Examples
0xFFFF
Counter Value
R
R
R
TIOB
TIOA
C
B
A
Waveform Examples
0xFFFF
Counter Value
R
R
R
TIOB
TIOA
C
B
A
Figure
31-9.
Counter cleared by compare match with RC
Figure
Counter cleared by compare match with 0xFFFF
31-10.
Counter cleared by trigger
Time
SAM3N
SAM3N
Time
591
591