STMPE2401TBR STMicroelectronics, STMPE2401TBR Datasheet - Page 40

IC I/O EXPANDER I2C 24B 36TFBGA

STMPE2401TBR

Manufacturer Part Number
STMPE2401TBR
Description
IC I/O EXPANDER I2C 24B 36TFBGA
Manufacturer
STMicroelectronics
Datasheet

Specifications of STMPE2401TBR

Interface
I²C
Number Of I /o
24
Interrupt Output
Yes
Frequency - Clock
400kHz
Voltage - Supply
1.65 V ~ 1.95 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
36-TFBGA
Includes
Keypad, POR, PWM
For Use With
497-6426 - BOARD EVAL BASED ON STMPE2401
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
497-6133-2

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
STMPE2401TBR
Quantity:
5 990
Part Number:
STMPE2401TBR
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
STMPE2401TBR
Manufacturer:
ST
0
Part Number:
STMPE2401TBR
Manufacturer:
ST
Quantity:
20 000
Company:
Part Number:
STMPE2401TBR
Quantity:
1 600
Keypad controller
13
40/55
Keypad controller
The main operations of the keypad controller are controlled by four dedicated key controllers
that support up to four simultaneous dedicated key presses and a key scan controller and
two normal key controllers that support a maximum of 12x8 key matrix with detection of two
simultaneous key presses.
Four of the column inputs can be configured as dedicated keys through the setting of
Dkey0~3 bits of KPC_ctrl register.
The normal key matrix size is configurable through the setting of KPC_row and KPC_col
registers. The scanning of each individual row output and column input can be enabled or
masked to support a key matrix of variable size from 1x1 to 12x8.
The operation of the keypad controller is enabled by the SCAN bit of KPC_ctrl register.
Every key activity detected will be de-bounced for a period set by the DB_0~7 bits of
KPC_ctrl register before a key press or key release is confirmed and updated into the output
FIFO. The key data, indicating the key coordinates and its status (up or down), is loaded into
the FIFO at the end of a specified number of scanning cycles (set by ScanCount0~3 bits of
KPC_row_msb register). An interrupt will be generated when a new set of key data is
loaded. The FIFO has a capacity for four sets of key data. Each set of key data consists of
three bytes of information when any of the four dedicated keys is enabled. It is reduced to
two bytes when no dedicated key is involved. When the FIFO is full before its content is
read, an overflow signal will be generated while the FIFO will continue to hold its content but
forbid loading of new key data set.
Figure 9.
Keypad controller
STMPE2401

Related parts for STMPE2401TBR