UPD720102GC-YEB-A Renesas Electronics America, UPD720102GC-YEB-A Datasheet - Page 3

no-image

UPD720102GC-YEB-A

Manufacturer Part Number
UPD720102GC-YEB-A
Description
IC HOST CTLR USB2.0 3-PORTS QFP
Manufacturer
Renesas Electronics America

Specifications of UPD720102GC-YEB-A

Controller Type
USB 2.0 Controller
Interface
PCI
Voltage - Supply
3.135 V ~ 3.465 V
Operating Temperature
-20°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
120-TQFP
Package Type
TQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Current - Supply
-
Lead Free Status / RoHS Status
Compliant, Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
UPD720102GC-YEB-A
Manufacturer:
MICREL
Quantity:
11 560
Part Number:
UPD720102GC-YEB-A
Manufacturer:
RENESAS
Quantity:
664
Part Number:
UPD720102GC-YEB-A
Manufacturer:
NEC
Quantity:
12
Part Number:
UPD720102GC-YEB-A
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
UPD720102GC-YEB-A
Manufacturer:
RENESAS
Quantity:
8 000
Part Number:
UPD720102GC-YEB-A
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Company:
Part Number:
UPD720102GC-YEB-A
Quantity:
4 200
Company:
Part Number:
UPD720102GC-YEB-A
Quantity:
312
Company:
Part Number:
UPD720102GC-YEB-A
Quantity:
308
Part Number:
UPD720102GC-YEB-A/JC
Manufacturer:
NEC
Quantity:
1 000
Part Number:
UPD720102GC-YEB-A/JC
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
<R>
Document No.
Date Published March 2007 NS CP (N)
Printed in Japan
specification for full-/low-speed signaling and Intel's enhanced host controller interface specification for high-speed
signaling and works up to 480 Mbps. The
2.0 transceivers into a single chip.
FEATURES
• Compliant with universal serial bus specification revision 2.0 (data rate: 1.5/12/480 Mbps)
• Compliant with open host controller interface specification for USB release 1.0a
• Compliant with enhanced host controller interface specification for USB revision 1.0
• PCI multi-function device consists of one OHCI host controller core for full-/low-speed signaling and one EHCI host
• Root hub with 3 (Max.) downstream facing ports which are shared by OHCI and EHCI host controller cores
• All downstream facing ports can handle high-speed (480 Mbps), full-speed (12 Mbps), and low-speed (1.5 Mbps)
• Supports hyper-speed transfer mode using HSMODE signal
• 32-bit 33 MHz host interface compliant with PCI specification revision 2.2
• Supports PCI mobile design guide version 1.1
• Supports PCI-bus power management interface specification revision 1.1
• PCI bus bus-master access
• Supports 3.3 V PCI
• System clock is generated by 30 MHz crystal or 48 MHz clock input
• Operational registers direct-mapped to PCI memory space
• 3.3 V single power supply, 1.5 V internal operating voltage from on chip regulator
• On chip Rs and Rpd resistors for USB signals
ORDERING INFORMATION
Detailed function descriptions are provided in the following user’s manual. Be sure to read the manual before designing.
The
controller core for high-speed signaling
transaction
μ
μ
S17998EJ4V0DS00 (4th edition)
PD720102GC-YEB-A
PD720102F1-CA7-A
μ
PD720102 complies with the universal serial bus specification revision 2.0 and open host controller interface
Part Number
The information in this document is subject to change without notice. Before using this document, please
confirm that this is the latest version.
Not all products and/or types are available in every country. Please check with an NEC Electronics
sales representative for availability and additional information.
120-pin plastic TQFP (fine pitch) (14 × 14)
121-pin plastic FBGA (8 × 8)
USB 2.0 HOST CONTROLLER
The mark "<R>" shows major revised points.
μ
PD720102 User’s Manual: S17999E
DATA SHEET
μ
PD720102 is integrated 2 host controller cores with PCI interface and USB
Package
MOS INTEGRATED CIRCUIT
Lead-free product
Lead-free product
μ
Remark
PD720102
2006

Related parts for UPD720102GC-YEB-A