EP2S15F672C3N Altera, EP2S15F672C3N Datasheet - Page 183
EP2S15F672C3N
Manufacturer Part Number
EP2S15F672C3N
Description
IC STRATIX II FPGA 15K 672-FBGA
Manufacturer
Altera
Series
Stratix® IIr
Datasheet
1.EP2S15F484I4N.pdf
(238 pages)
Specifications of EP2S15F672C3N
Number Of Logic Elements/cells
15600
Number Of Labs/clbs
780
Total Ram Bits
419328
Number Of I /o
366
Voltage - Supply
1.15 V ~ 1.25 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
672-FBGA
No. Of Macrocells
15600
Family Type
Stratix II
No. Of I/o's
366
Clock Management
DLL, PLL
I/o Supply Voltage
3.6V
Operating Frequency Max
550MHz
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Other names
544-1880
EP2S15F672C3N
EP2S15F672C3N
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
EP2S15F672C3N
Manufacturer:
ALTERA
Quantity:
500
- Current page: 183 of 238
- Download datasheet (3Mb)
Altera Corporation
April 2011
t
t
t
t
t
t
t
t
t
t
t
t
C I N
C O U T
P L L C I N
P L L C O U T
C I N
C O U T
P L L C I N
P L L C O U T
C I N
C O U T
P L L C I N
P L L C O U T
Table 5–59. EP2S90 Row Pins Global Clock Timing Parameters
Table 5–60. EP2S130 Column Pins Regional Clock Timing Parameters
Table 5–61. EP2S130 Column Pins Global Clock Timing Parameters
Parameter
Parameter
Parameter
Industrial
Industrial
Industrial
-0.341
-0.336
-0.052
-0.023
1.585
1.590
1.889
1.732
0.105
1.907
1.750
0.134
Minimum Timing
Minimum Timing
Minimum Timing
EP2S130 Clock Timing Parameters
Tables 5–60
for EP2S130 devices.
Commercial
Commercial
Commercial
-0.341
-0.336
-0.059
-0.029
1.658
1.663
1.981
1.816
0.106
1.998
1.833
0.136
through
5–63
-3 Speed
-3 Speed
-3 Speed
Grade
-0.193
-0.197
Grade
-0.028
Grade
2.757
2.753
show the maximum clock timing parameters
3.405
3.151
0.226
3.420
3.166
0.276
0.022
Stratix II Device Handbook, Volume 1
-4 Speed
-4 Speed
-4 Speed
Grade
-0.235
-0.239
Grade
-0.036
Grade
3.154
3.150
3.722
3.444
0.242
3.740
3.462
0.296
0.018
DC & Switching Characteristics
-5 Speed
-5 Speed
-5 Speed
Grade
-0.278
-0.283
Grade
-0.047
Grade
3.665
3.660
4.326
4.002
0.277
4.348
4.024
0.338
0.014
Unit
Unit
Unit
5–47
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
Related parts for EP2S15F672C3N
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: