EP2S60F672I4N Altera, EP2S60F672I4N Datasheet - Page 74

IC STRATIX II FPGA 60K 672-FBGA

EP2S60F672I4N

Manufacturer Part Number
EP2S60F672I4N
Description
IC STRATIX II FPGA 60K 672-FBGA
Manufacturer
Altera
Series
Stratix® IIr
Datasheet

Specifications of EP2S60F672I4N

Number Of Logic Elements/cells
60440
Number Of Labs/clbs
3022
Total Ram Bits
2544192
Number Of I /o
492
Voltage - Supply
1.15 V ~ 1.25 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
672-FBGA
For Use With
544-1700 - DSP KIT W/STRATIX II EP2S60N544-1697 - NIOS II KIT W/STRATIX II EP2S60N
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Other names
544-1916
EP2S60F672I4N

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP2S60F672I4N
Manufacturer:
ALTERA
Quantity:
201
Part Number:
EP2S60F672I4N
Manufacturer:
ALTERA
Quantity:
400
Part Number:
EP2S60F672I4N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP2S60F672I4N
Manufacturer:
XILINX
0
Part Number:
EP2S60F672I4N
Manufacturer:
ALTERA
0
Part Number:
EP2S60F672I4N
Manufacturer:
ALTERA
Quantity:
400
Part Number:
EP2S60F672I4N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EP2S60F672I4N
0
PLLs & Clock Networks
2–66
Stratix II Device Handbook, Volume 1
c4
c5
Enhanced PLL 11 outputs
c0
c1
c2
c3
c4
c5
Clock pins
CLK4p
CLK5p
CLK6p
CLK7p
CLK4n
CLK5n
CLK6n
CLK7n
Drivers from internal logic
GCLKDRV0
GCLKDRV1
GCLKDRV2
Top Side Global & Regional
Table 2–11. Global & Regional Clock Connections from Top Clock Pins & Enhanced PLL Outputs
of 2)
Clock Network Connectivity
Table 2–12. Global & Regional Clock Connections from Bottom Clock Pins & Enhanced PLL
Outputs
Regional Clock Network
Bottom Side Global &
Connectivity
(Part 1 of 2)
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
Altera Corporation
v
v
v
v
v
v
v
v
v
v
May 2007
(Part 2
v
v
v
v
v

Related parts for EP2S60F672I4N