EPF10K100ARI240-3 Altera, EPF10K100ARI240-3 Datasheet - Page 61

IC FLEX 10KA FPGA 100K 240-RQFP

EPF10K100ARI240-3

Manufacturer Part Number
EPF10K100ARI240-3
Description
IC FLEX 10KA FPGA 100K 240-RQFP
Manufacturer
Altera
Series
FLEX-10K®r
Datasheet

Specifications of EPF10K100ARI240-3

Number Of Logic Elements/cells
4992
Number Of Labs/clbs
624
Total Ram Bits
24576
Number Of I /o
189
Number Of Gates
158000
Voltage - Supply
3 V ~ 3.6 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
240-RQFP
Family Name
FLEX 10KA
Number Of Usable Gates
100000
Number Of Logic Blocks/elements
4992
# Registers
1218
# I/os (max)
189
Frequency (max)
125MHz
Process Technology
CMOS
Operating Supply Voltage (typ)
3.3V
Logic Cells
4992
Ram Bits
24567
Device System Gates
158000
Operating Supply Voltage (min)
3V
Operating Supply Voltage (max)
3.6V
Operating Temp Range
-40C to 85C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
240
Package Type
RQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
544-1251

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EPF10K100ARI240-3
Manufacturer:
HYNIX
Quantity:
1
Part Number:
EPF10K100ARI240-3
Manufacturer:
ALTERA
Quantity:
3 000
Part Number:
EPF10K100ARI240-3
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EPF10K100ARI240-3
Manufacturer:
ALTERA
0
Part Number:
EPF10K100ARI240-3N
Manufacturer:
ALTERA
Quantity:
5 510
Part Number:
EPF10K100ARI240-3N
Manufacturer:
ALTERA
Quantity:
1
Part Number:
EPF10K100ARI240-3N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EPF10K100ARI240-3N
Manufacturer:
ALTERA
0
Altera Corporation
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
EABDATA1
EABDATA2
EABWE1
EABWE2
EABCLK
EABCO
EABBYPASS
EABSU
EABH
AA
WP
WDSU
WDH
WASU
WAH
WO
DD
EABOUT
EABCH
EABCL
Table 34. EAB Timing Microparameters
Symbol
Data or address delay to EAB for combinatorial input
Data or address delay to EAB for registered input
Write enable delay to EAB for combinatorial input
Write enable delay to EAB for registered input
EAB register clock delay
EAB register clock-to-output delay
Bypass register delay
EAB register setup time before clock
EAB register hold time after clock
Address access delay
Write pulse width
Data setup time before falling edge of write pulse
Data hold time after falling edge of write pulse
Address setup time before rising edge of write pulse
Address hold time after falling edge of write pulse
Write enable to data output valid delay
Data-in to data-out valid delay
Data-out delay
Clock high time
Clock low time
FLEX 10K Embedded Programmable Logic Device Family Data Sheet
Note (1)
Parameter
(5)
(5)
(5)
(5)
Conditions
61

Related parts for EPF10K100ARI240-3