EPM2210F324C4 Altera, EPM2210F324C4 Datasheet - Page 39

• Manufacturer Part Number: EPM2210F324C4
• Description: IC MAX II CPLD 2210 LE 324-FBGA
• Manufacturer: Altera
• Series: MAX® IIr

Specifications of EPM2210F324C4

• Programmable Type: In System Programmable
• Delay Time Tpd(1) Max: 7.0ns
• Voltage Supply - Internal: 2.5V, 3.3V
• Number Of Logic Elements/blocks: 2210
• Number Of Macrocells: 1700
• Number Of I /o: 272
• Operating Temperature: 0°C ~ 85°C
• Mounting Type: Surface Mount
• Package / Case: 324-FBGA
• Voltage: 2.5V, 3.3V
• Memory Type: FLASH
• Number Of Logic Elements/cells: 2210
• For Use With: P0305 - KIT MAX II MICRO
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Features: -
• Other names: 544-1343; EPM2210F324C4

Chapter 2: MAX II Architecture
I/O Structure
Bus Hold
Programmable Pull-Up Resistor
Programmable Input Delay
MultiVolt I/O Interface
© October 2008 Altera Corporation
1
Each MAX II device I/O pin provides an optional bus-hold feature. The bus-hold
circuitry can hold the signal on an I/O pin at its last-driven state. Since the bus-hold
feature holds the last-driven state of the pin until the next input signal is present, an
external pull-up or pull-down resistor is not necessary to hold a signal level when the
bus is tri-stated.
The bus-hold circuitry also pulls undriven pins away from the input threshold
voltage where noise can cause unintended high-frequency switching. The designer
can select this feature individually for each I/O pin. The bus-hold output will drive
no higher than V
the device cannot use the programmable pull-up option.
The bus-hold circuitry uses a resistor to pull the signal level to the last driven state.
The
specific sustaining current for each V
overdrive current used to identify the next-driven input level.
The bus-hold circuitry is only active after the device has fully initialized. The bus-hold
circuit captures the value on the pin present at the moment user mode is entered.
Each MAX II device I/O pin provides an optional programmable pull-up resistor
during user mode. If the designer enables this feature for an I/O pin, the pull-up
resistor holds the output to the V
The programmable pull-up resistor feature should not be used at the same time as the
bus-hold feature on a given I/O pin.
The MAX II IOE includes a programmable input delay that is activated to ensure zero
hold times. A path where a pin directly drives a register, with minimal routing
between the two, may require the delay to ensure zero hold time. However, a path
where a pin drives a register through long routing or through combinational logic
may not require the delay to achieve a zero hold time. The Quartus II software uses
this delay to ensure zero hold times when needed.
The MAX II architecture supports the MultiVolt I/O interface feature, which allows
MAX II devices in all packages to interface with systems of different supply voltages.
The devices have one set of VCC pins for internal operation (V
sets for input buffers and I/O output driver buffers (V
of I/O banks available in the devices where each set of VCC pins powers one I/O
bank. The EPM240 and EPM570 devices have two I/O banks respectively while the
EPM1270 and EPM2210 devices have four I/O banks respectively.
DC and Switching Characteristics
CCIO
to prevent overdriving signals. If the bus-hold feature is enabled,
CCIO
chapter in the MAX II Device Handbook gives the
CCIO
level of the output pin’s bank.
voltage level driven through this resistor and
CCIO
), depending on the number
CCINT
), and up to four
MAX II Device Handbook
2–31