ISL95810WIU8Z Intersil, ISL95810WIU8Z Datasheet - Page 9

• Manufacturer Part Number: ISL95810WIU8Z
• Description: IC POT DGTL 10K OHM 8-MSOP
• Manufacturer: Intersil
• Series: XDCP™r

Specifications of ISL95810WIU8Z

• Taps: 256
• Resistance (ohms): 10K
• Number Of Circuits: 1
• Temperature Coefficient: 45 ppm/°C Typical
• Memory Type: Non-Volatile
• Interface: I²C, 2-Wire Serial
• Voltage - Supply: 2.7 V ~ 5.5 V
• Operating Temperature: -40°C ~ 85°C
• Mounting Type: Surface Mount
• Package / Case: 8-MSOP, Micro8™, 8-uMAX, 8-uSOP,
• Resistance In Ohms: 10K
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

The ISL95810 is pre-programed with 80h in the IVR.
WR: Wiper Register, IVR: Initial value Register.
I
The ISL95810 supports a bidirectional bus oriented protocol.
The protocol defines any device that sends data onto the
bus as a transmitter and the receiving device as the receiver.
The device controlling the transfer is a master and the
device being controlled is the slave. The master always
initiates data transfers and provides the clock for both
transmit and receive operations. Therefore, the ISL95810
operates as a slave device in all applications.
All communication over the I
sending the MSB of each byte of data first.
Protocol Conventions
Data states on the SDA line can change only during SCL
LOW periods. SDA state changes during SCL HIGH are
reserved for indicating START and STOP conditions (See
Figure 15). On power-up of the ISL95810 the SDA pin is in
the input mode.
All I
condition, which is a HIGH to LOW transition of SDA while
SCL is HIGH. The ISL95810 continuously monitors the SDA
and SCL lines for the START condition and does not
2
ADDRESS
C Serial Interface
2
C interface operations must begin with a START
2
1
0
NON-VOLATILE
TABLE 1. MEMORY MAP
SDA
SCL
IVR
-
2
C interface is conducted by
9
FIGURE 15. VALID DATA CHANGES, START, AND STOP CONDITIONS
Reserved
START
Access Control
VOLATILE
WR
STABLE
DATA
ISL95810
CHANGE
DATA
respond to any command until this condition is met (See
Figure 15). A START condition is ignored during the power-
up sequence and during internal non-volatile write cycles.
All I
condition, which is a LOW to HIGH transition of SDA while
SCL is HIGH (See Figure 15). A STOP condition at the end
of a read operation, or at the end of a write operation to
volatile bytes only places the device in its standby mode. A
STOP condition during a write operation to a non-volatile
byte, initiates an internal non-volatile write cycle. The device
enters its standby state when the internal non-volatile write
cycle is completed.
An ACK, Acknowledge, is a software convention used to
indicate a successful data transfer. The transmitting device,
either master or slave, releases the SDA bus after
transmitting eight bits. During the ninth clock cycle, the
receiver pulls the SDA line LOW to acknowledge the
reception of the eight bits of data (See Figure 16).
The ISL95810 responds with an ACK after recognition of a
START condition followed by a valid Identification Byte, and
once again after successful receipt of an Address Byte. The
ISL95810 also responds with an ACK after receiving a Data
Byte of a write operation. The master must respond with an
ACK after receiving a Data Byte of a read operation.
A valid Identification Byte contains 0101000 as the seven
MSBs. The LSB in the Read/Write bit. Its value is “1” for a
Read operation, and “0” for a Write operation (See Table 2).
(MSB)
2
0
C interface operations must be terminated by a STOP
STABLE
DATA
TABLE 2. IDENTIFICATION BYTE FORMAT
1
0
1
STOP
0
0
September 19, 2006
0
FN8090.2
(LSB)
R/W