IDT5V9950PFI IDT, Integrated Device Technology Inc, IDT5V9950PFI Datasheet - Page 6

no-image

IDT5V9950PFI

Manufacturer Part Number
IDT5V9950PFI
Description
IC CLK DVR PLL 1:8 200MHZ 32TQFP
Manufacturer
IDT, Integrated Device Technology Inc
Series
TurboClock™ II JRr
Type
Driver, PLLr
Datasheet

Specifications of IDT5V9950PFI

Pll
Yes with Bypass
Input
LVTTL
Output
LVTTL
Number Of Circuits
1
Ratio - Input:output
1:8
Differential - Input:output
No/No
Frequency - Max
200MHz
Divider/multiplier
Yes/Yes
Voltage - Supply
3 V ~ 3.6 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
32-TQFP, 32-VQFP
Frequency-max
200MHz
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
5V9950PFI
800-1993
IDT5V9950PFI

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
IDT5V9950PFI
Manufacturer:
IDT
Quantity:
125
Part Number:
IDT5V9950PFI
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
SWITCHING CHARACTERISTICS OVER OPERATING RANGE
NOTES:
1. Refer to Input Timing Requirements table for more detail.
2. Skew is the time between the earliest and the latest output transition among all outputs for which the same t
3. t
4. t
5. There are 3 classes of outputs: Nominal (multiple of t
6. t
7. tφ is measured with REF input rise and fall times (from 0.8V to 2V) of 0.5ns. Measured from 1.5V on REF to 1.5V on FB.
8. Measured at 2V.
9. Measured at 0.8V.
10. t
IDT5V9950
3.3V PROGRAMMABLE SKEW PLL CLOCK DRIVER TURBOCLOCK II JR.
Symbol
t
SKEWPR
t
t
t
t
t
t
t
t
load.
by-4 mode). Test condition: nF0:1=MM is set on unused outputs.
is measured from the application of a new signal or frequency at REF or FB until t
F
t
SKEW0
SKEW1
SKEW2
SKEW3
SKEW4
t
OFALL
t
t
t
RPWH
t
ORISE
t
SKEWPR
SK(0)
DEV
LOCK
RPWL
ODCV
t
LOCK
CCJM
t
CCJH
CCJL
PWH
DEV
PWL
NOM
t
t
(φ)
U
is the output-to-output skew between any two devices operating under the same conditions (V
is the skew between outputs when they are selected for 0t
is the time that is required before synchronization is achieved. This specification is valid only after V
is the skew between a pair of outputs (xQ0 and xQ1) when all eight outputs are selected for 0t
Parameter
VCO Frequency Range
REF Pulse Width HIGH
REF Pulse Width LOW
Programmable Skew Time Unit
Zero Output Matched-Pair Skew (xQ
Zero Output Skew (All Outputs)
Output Skew (Rise-Rise, Fall-Fall, Same Class Outputs)
Output Skew (Rise-Fall, Nominal-Inverted, Divided-Divided)
Output Skew (Rise-Rise, Fall-Fall, Different Class Outputs)
Output Skew (Rise-Fall, Nominal-Divided, Divided-Inverted)
Device-to-Device Skew
REF Input to FB Static Phase Offset)
Output Duty Cycle Variation from 50%
Output HIGH Time Deviation from 50%
Output LOW Time Deviation from 50%
Output Rise Time
Output Fall Time
PLL Lock Time
Cycle-to-Cycle Output Jitter (peak-to-peak)
(divide by 1 output frequency, FS = H, FB divide-by-n=1,2)
Cycle-to-Cycle Output Jitter (peak-to-peak)
(divide by 1 output frequency, FS = M)
Cycle-to-Cycle Output Jitter (peak-to-peak)
(divide by 1 output frequency, FS = L, F
(10)
(1)
(2,6)
(1)
(4)
(7)
0
U
, xQ
(9)
(8)
delay), Inverted (4Q0 and 4Q1 only with 4F0 = 4F1 = HIGH), and Divided (3Qx and 4Qx only in Divide-by-2 or Divide-
REF
1
)
(2,3)
> 3MHz)
U
.
(5)
(5)
(5)
(2)
PD
6
is within specified limits.
DDQ
, V
U
Min.
0.15
0.15
.
0.25
DD
2
2
See Programmable Skew Range and Resolution Table
DD
1
/V
U
, ambient temperature, air flow, etc.)
DDQ
delay has been selected when all are loaded with the specified
See Control Summary Table
is stable and within normal operating limits. This parameter
INDUSTRIAL TEMPERATURE RANGE
Typ.
0.15
0.1
0.1
0.2
0.3
0.7
0.7
50
0
Max.
0.25
0.25
0.75
0.25
185
100
150
200
0.5
0.5
0.9
1.5
1.5
1.5
0.5
1
2
Unit
ms
ns
ns
ps
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ps

Related parts for IDT5V9950PFI