STA320 STMicroelectronics, STA320 Datasheet - Page 15

STA320

Manufacturer Part Number
STA320
Description
Manufacturer
STMicroelectronics
Datasheet

Specifications of STA320

Operating Temperature (min)
-20C
Operating Temperature (max)
85C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Lead Free Status / RoHS Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
STA320
Manufacturer:
ST
0
Part Number:
STA320
Manufacturer:
ST
Quantity:
20 000
Part Number:
STA320-LF
Manufacturer:
ST
0
Part Number:
STA32013TR
Manufacturer:
STMicroelectronics
Quantity:
135
5.6.1 Output Configuration
Table 15. Output Configuration Engine Selection
5.6.2 Invalid Input Detect Mute Enable
Setting the IDE bit enables this function, which looks at the input I
nals are perceived as invalid.
5.6.3
Detects loss of input MCLK in binary mode and will output 50% duty cycle.
5.6.4
Actively prevents double trigger of LRCLK.
5.6.5
When active will issue a power device power down signal(EAPD) on clock loss detection
BIT
BIT
BIT
BIT
BIT
0
1
2
3
4
5
OCFG(1..0)
Note
00
01
10
11
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
RST
RST
RST
RST
RST
0
0
1
1
1
0
2 Channel (Full-Bridge) Power, 1 Channel DDX:
1A/1B → 1A/1B w/ C1BO 0°
2A/2B → 2A/2B w/ C2BO 90/180°
3A/3B →3A/3B w/ C3BO 45°
2(Half-Bridge).1(Full-Bridge) On-Board Power:
1A → 1A
2A → 1B
3A/3B → 2A/2B Binary 45°
1A → 3A
2A → 3B
2 Channel (Full-Bridge) Power, 2 Channel Data-Out:
1A/1B → 1A/1B Binary 0°
2A/2B → 2A/2B Binary 90°
1A → 3A
2A → 3B
1 Channel Mono-Parallel:
3A → 1A/1B
3B → 2A/2B
3A/3B → 3A/3B w/ C3BO 45°
To the left of the arrow is the processing channel. Note that though the defaults are shown,
using channel output mapping, any of the three processing channel outputs can be used for
any of the three inputs
OCFG0
OCFG1
NAME
NAME
NAME
NAME
NAME
BCLE
LDTE
ECLE
IDE
w/ C3BO 45°
w/ C3BO 45°
Binary 0°
Binary 90°
Binary 0°
Binary 90°
Binary 0°
Binary 90°
Selects the Output Configuration
Invalid Input Detect Mute Enable: Setting of 1 enables the
automatic invalid input detect mute
Binary Output Mode Clock Loss Detection Enable
LRCLK Double Trigger Protection Enable
Auto EAPD on Clock Loss
Output Configuration
2
S data and will automatically mute if the sig-
DESCRIPTION
DESCRIPTION
DESCRIPTION
DESCRIPTION
DESCRIPTION
STA320
15/37

Related parts for STA320