ISP1161A1BMGA STEricsson, ISP1161A1BMGA Datasheet - Page 31

• Manufacturer Part Number: ISP1161A1BMGA
• Manufacturer: STEricsson

Specifications of ISP1161A1BMGA

• Operating Temperature (max): 85C
• Operating Temperature (min): -40C
• Operating Temperature Classification: Industrial
• Mounting: Surface Mount
• Lead Free Status / RoHS Status: Compliant

ISP1161A1_5
Product data sheet
9.4.2 Data organization
PTD data is used for every data transfer between a microprocessor and the USB bus, and
the PTD data resides in the buffer RAM. For an OUT or SETUP transfer, the payload data
is placed just after the PTD, after which the next PTD is placed. For an IN transfer, RAM
space is reserved for receiving a number of bytes that is equal to the total bytes of the
transfer. After this, the next PTD and its payload data are placed (see
Remark: The PTD is defined for both ATL and ITL type data transfers. For ITL, the PTD
data is put into ITL buffer RAM, and the ISP1161A1 takes care of the Ping-Pong action for
the ITL buffer RAM access.
The PTD data (PTD header and its payload data) is a structure of DWORD (double- word
or 4-byte) alignment. This means that the memory address is organized in blocks of
4 bytes. Therefore, the first byte of every PTD and the first byte of every payload data are
located at an address which is a multiple of 4.
the first payload data is 14 bytes long, meaning that the last byte of the payload data is at
the location 15H. The next addresses (16H and 17H) are not multiples of 4. Therefore, the
first byte of the next PTD will be located at the next multiple-of-four address, 18H.
Fig 27. Buffer RAM data organization.
Rev. 05 — 29 September 2009
bottom
top
payload data of OUT transfer
empty space for IN total data
payload data of OUT transfer
PTD of OUT transfer
PTD of OUT transfer
PTD of IN transfer
RAM buffer
USB single-chip host and device controller
Figure 28
MGT952
illustrates an example in which
000H
7FFH
ISP1161A1
© ST-ERICSSON 2009. All rights reserved.
Figure
27).
31 of 137