CY7C9689A-AC Cypress Semiconductor Corp, CY7C9689A-AC Datasheet - Page 48

• Manufacturer Part Number: CY7C9689A-AC
• Manufacturer: Cypress Semiconductor Corp

Specifications of CY7C9689A-AC

• Lead Free Status / RoHS Status: Not Compliant

Document #: 38-02020 Rev. *D
Receive FIFO Reset Sequence
The Receive FIFO reset sequence operates (for the most part)
the same as the Transmit FIFO reset sequence. The same
requirements exist for the assertion state of RXRST and
selection of the interface. A sample Receive FIFO reset
sequence is shown in
Receive FIFO reset, the Receive FIFO flags are forced to
Rx_FIFO_Reset
Rx_RstMatch
RXEMPTY
Rx_Match
RXRST
RXCLK
RXEN
CE
[49]
[49]
[49]
Figure
16. Upon recognition of a
Note 48
Figure 16. Receive FIFO Reset Sequence.
Note 48
Not Empty
indicate an EMPTY state to prohibit additional reads from the
FIFO. Unlike the Transmit FIFO, where the internal completion
of the reset operation is shown by first going FULL and later
going EMPTY when the internal reset is complete, there is no
secondary indication of the completion of the internal reset of
the Receive FIFO. The Receive FIFO is usable as soon as
new data is placed into it by the Receive Control State Machine
Empty
CY7C9689A
Page 48 of 51
[+] Feedback