WBLXT9785HC.D0-865113 Cortina Systems Inc, WBLXT9785HC.D0-865113 Datasheet - Page 39

no-image

WBLXT9785HC.D0-865113

Manufacturer Part Number
WBLXT9785HC.D0-865113
Description
Manufacturer
Cortina Systems Inc
Datasheet

Specifications of WBLXT9785HC.D0-865113

Lead Free Status / RoHS Status
Compliant
LXT9785/LXT9785E
Datasheet
249241, Revision 11.0
16 April 2007
Table 6
Table 7
Cortina Systems
SMII/SS-SMII Common Signal Descriptions – PQFP
SMII Specific Signal Descriptions – PQFP
®
1. Type Column Coding: I = Input, O = Output, OD = Open Drain output, ST = Schmitt Triggered input, TS =
2. The IP/ID resistors are disabled during H/W Power-Down mode.
1. Type Column Coding: I = Input, O = Output, OD = Open Drain output, ST = Schmitt Triggered input, TS =
2. The IP/ID resistors are disabled during H/W Power-Down mode.
3. RxData[0:7] outputs are three-stated in Isolation and hardware power-down modes and during hardware
PQFP
PQFP
LXT9785 and LXT9785E Advanced 8-Port 10/100 Mbps PHY Transceivers
203
204
206
198
61
52
42
34
22
13
44
Designation
35
55
46
37
28
16
Designation
4
6
8
Three-State-able output, SL = Slew-rate Limited output, IP = weak Internal Pull-up, ID = weak Internal pull-
Down.
Three-State-able output, SL = Slew-rate Limited output, IP = weak Internal Pull-up, ID = weak Internal pull-
Down.
reset.
Pin/Ball
Pin/Ball
PBGA
D13,
PBGA
A11,
B13,
E14
E12
E2,
C3,
B5,
D8,
E6,
A13,
B14,
C15,
C16
E16
C2,
D9,
A6,
A3,
B6,
REFCLK0
REFCLK1
TxData0
TxData1
TxData2
TxData3
TxData4
TxData5
TxData6
TxData7
Symbol
RxData0
RxData1
RxData2
RxData3
RxData4
RxData5
RxData6
RxData7
Symbol
SYNC0
SYNC1
Type
I, ID
Type
O, TS
I
I, ID
1
1
Signal Description
Transmit Data - Ports 0-7.
These serial input streams provide data to be transmitted to
the network. The LXT9785/LXT9785E clocks the data in
synchronously to REFCLK.
Reference Clock.
The LXT9785/LXT9785E always requires a 125 MHz
reference clock input. Refer to Functional Description for
detailed clock requirements. REFCLK0 and REFCLK1 are
always connected regardless of sectionalization mode.
SMII Synchronization.
The MAC must generate a SYNC pulse every 10 REFCLK
cycles to synchronize the SMII. SYNC0 is used when 1x8
port sectionalization is selected. SYNC0 and SYNC1 are
to be used when 2x4 port sectionalization is chosen.
Receive Data - Ports 0-7.
These serial output streams provide data received from
the network. The LXT9785/LXT9785E drives the data out
synchronously to REFCLK.
2
Signal Description
3.2 PQFP Signal Descriptions
2,3
Page 39

Related parts for WBLXT9785HC.D0-865113