CYII5SM1300AB-QDC Cypress Semiconductor Corp, CYII5SM1300AB-QDC Datasheet - Page 24

no-image

CYII5SM1300AB-QDC

Manufacturer Part Number
CYII5SM1300AB-QDC
Description
SENSOR IMAGE MONO CMOS 84-LCC
Manufacturer
Cypress Semiconductor Corp
Type
CMOS Imagingr
Datasheet

Specifications of CYII5SM1300AB-QDC

Pixel Size
6.7µm x 6.7µm
Active Pixel Array
1280H x 1024V
Frames Per Second
27
Voltage - Supply
3 V ~ 4.5 V
Package / Case
84-LCC
Sensor Image Color Type
Monochrome
Sensor Image Size Range
>= 480,000Pixels
Sensor Image Size
1280x1024Pixels
Operating Supply Voltage (min)
3V
Operating Supply Voltage (typ)
3.3V
Operating Supply Voltage (max)
3.6V
Operating Temp Range
0C to 65C
Package Type
CLCC
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
84
Package
84CLCC
Image Size
1280x1024 Pixels
Color Sensing
Monochrome
Operating Temperature
0 to 65 °C
Operating Supply Voltage
3 to 3.6 V
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Rolling Shutter Operation
The integration of the light in the image sensor is done during
readout of the other lines.
The only difference with synchronous shutter is that the
TIME_OUT pin is used to indicate when the Y_SYNC pulse for
the right Y-shift-register (reset Y-shift register) is generated. This
loads the right Y-shift-register with the pointer loaded in register
YR_REG. The Y_SYNC pulse for the left Y-shift register (read
Y-shift register) is generated with Y_START.
The INT_TIME register defines how many lines to count before
the Y_SYNC of the right Y-shift-register is generated, hence
defining the integration time. See also
on page 18 for a detailed description of the rolling shutter
operation.
T
register(INT_TIME)
Note For normal operation the values of the YL_REG and
YR_REG registers are equal.
Document #: 38-05710 Rev. *H
int
Integration time [# lines] = register(NROF_LINES) –
INT_TIME Register (11:0)
Figure 26. Rolling Shutter Operation
Figure 27. Windowing in X-Direction
Windowing in X-Direction
An X_LOAD pulse overrides the internal X_SYNC signal, loading
a new X-pointer (stored in the X_REG register) into the
X-shift-register.
The X_LOAD pulse must appear on the falling edge of
SYS_CLOCK and remain high for two SYS_CLOCK cycles
overlapping two rising edges of SYS_CLOCK. The new
X-pointer is loaded on one of the two rising edges of
SYS_CLOCK.
The available time to upload the register is T
from the previous register load to the rising edge of X_LOAD. It
depends on the settling time of the register and the X-decoder.
Table 25. T
The actual time to load the register itself depends on the
interface mode that is used. The parallel interface is the fastest.
Parallel interface
Serial 3 Wire
Interface Mode
load
for Different Interfaces
1 (about 40 SYS_CLOCK cycles)
16 (at 2.5 MHz data rate)
T
load
(µs)
CYII5SM1300AB
load
Page 24 of 35
; it is defined
[+] Feedback

Related parts for CYII5SM1300AB-QDC