AD6652BBC Analog Devices Inc, AD6652BBC Datasheet - Page 65

• Manufacturer Part Number: AD6652BBC
• Description: IC IF TO BASEBAND RCVR 256CSPBGA
• Manufacturer: Analog Devices Inc

Specifications of AD6652BBC

• Function: IF to Baseband Receiver
• Frequency: 200MHz
• Rf Type: Cellular, AMPS, CDMA, CDMA2000, UMTS, W-CDMA
• Secondary Attributes: Sample Rates up to 65MSPS
• Package / Case: 256-CSPBGA
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant

Note: The hold-off counter o
assigned to DDC processing Channel 0. Therefore, if the user
intends to use the AGC A’s hold-off counter, the user must
attach the external sync signal to the pin sync that is as
DDC Channel 0. The hold-off co
for AGC A must be programmed with a 16-bit number that
corresponds to the desired delay before a new CIC decimated
value is updated. Writing a logic high to the proper pin sync pin
triggers the AGC hold-off counter with a retriggerable one-shot
pulse every time the pin is written high.
Bit 3 is the sync now bit. If the user
signals, the user can use the Sync Now command by program-
ming this bit high. This performs an immediate start of
decimation for a new update sample and initializes the AGC, if
Bit 2 is set. Thi
need to be reset in order to respond to a new log
written to it. Use of the sync now bit bypasses the AGC hold-off
counters; therefore, the name Sync Now.
Bit 2 is used to determine whether the AGC should initialize on
a Sync Now or not.
and new values for CIC decimation, n
samples, CIC scale, signal gain Gs, gain K,
are loaded. When Bit 2 = 0, the above-mentioned parameters
not updated and the CIC filter is not cleared. In both cases, a
AGC update sample is output from
decimator starts operating towards the next output sample
whenever a Sync Now occurs.
Bit 1 is used to ignore repetitive Pin_Sync signals. In some
applications, the sy
cally. If this bit is clear, each Pin_Sync resynchronizes the AGC.
If this bit is set, only the first sync high is recognized and
succeeding sync events are ignored until Bit 1 is reset.
Bit 0 is used to bypass the AGC section, when it is set. The da
from the interpolating half-band
lower bit width representation as set by Bits 7–5 of the AGC A
PROCESSED DATA
FROM RCFS
s bit has a one-shot characteristic and does not
When this bit is set, the CIC filter is cleared
nchronization signal might occur periodi-
Figure 64. Block Diagram of an AGC Stage Showing the Components and Signal Routing Options
f AGC A shares the PIN SYNC
ENABLE/DISABLE
(0x08:3, 0x09:2)
unter register at Address 0x0B
filters is still reduced to a
CHANNEL
INTERLEAVE
chooses not to use pin sync
the CIC filter and the
umber of averaging
and pole parameter P
ic high being
signed to
2× INTERPOLATION
n
Rev. 0 | Page 65 of 76
ta
are
BYPASS
(0x08:0, 0x09:0)
HALF-BAND
FILTER AND
L
HB
control register. A truncation at the output of the AGC
accomplishes this task.
0x0B: AGC A Hold-Off Counter
The AGC A hold-off counter is loaded with the 16-bit value
written to this address when Sync Now is written high or a
Pin_Sync is received. If this register is written to a 0, the AG
cannot be synchronized.
Note: The hold-off counter of AGC A shares the pin sync
assigned to DDC processing Channel 0. Therefore, if the user
intends to use AGC A’s hold-off counter, the user must either
attach the external sync signal to the pin sync that is assigned
DDC Channel 0 or use the software-controlled Sync Now
function of Bit 3 at 0x0A.
The hold-off counter mu
number that corresponds to the desired delay before a new CIC
decimated value is updated. Writing a logic high to the proper
pin sync pin triggers the AGC hold-off counter with a
retriggerable one-shot pulse every time the pin is written high.
0x0C: AGC A Desired Level
This 8-bit register contains the desired output power level or
desired clipping level, depending on the mode of operation.
This desired request R level can be set in
−23.99 dB, in steps of 0.094 dB. An 8-bit binary floating-point
representation is used with a 2-bit exponent followed by the
6-bit mantissa. The mantissa is in steps of 0.094 dB and the
exponent is in 6.02 dB steps. For example: 10’100101 represents
2 × 6.02 + 37 × 0.094 = 15.518 dB.
0x0D: AGC A Signal Gain
This register is used to set the initial value for a signal gain
in the gain multiplier. This 12-bit value sets the initial signal
gain between 0 and 96.296 dB
binary floating-point representation is used with a 4-bit
exponent followed by the 8-bit mantissa. For example:
0111’10001001 represents 7 × 6.02 + 137 × 0.024 = 45.428 dB.
BYPASS
(0x0A:0, 0x12:0)
AGC
st be programmed with a 16-bit
in steps of 0.024 dB. A 12-bit
TO OUTPUT PORTS
A AND B
dB from 0 to
AD6652
used
C
to