71M6511H-IGT/F Maxim Integrated Products, 71M6511H-IGT/F Datasheet - Page 56

• Manufacturer Part Number: 71M6511H-IGT/F
• Description: IC ENERGY METER RESIDENT 64-LQFP
• Manufacturer: Maxim Integrated Products

Specifications of 71M6511H-IGT/F

• Processor Series: 6511x
• Core: 80515
• Data Bus Width: 8 bit
• Program Memory Type: Flash
• Program Memory Size: 64 KB
• Data Ram Size: 7 KB
• Interface Type: I2C, SSI, UART
• Maximum Clock Frequency: 5 MHz
• Number Of Programmable I/os: 12
• Number Of Timers: 2
• Operating Supply Voltage: 3 V to 3.6 V
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• Package / Case: LQFP-64
• 3rd Party Development Tools: PK51, CA51, A51, ULINK2
• Development Tools By Supplier: 71M6511H-DB
• Minimum Operating Temperature: - 40 C
• On-chip Adc: 22 bit Delta Sigma
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

Program Security
When enabled, the security feature limits the ICE to global flash erase operations only. All other ICE operations are blocked.
This guarantees the security of the user’s MPU and CE program code. Security is enabled by MPU code that is executed in a
32 cycle preboot interval before the primary boot sequence begins. Once security is enabled, the only way to disable it is to
perform a global erase of the flash memory, followed by a chip reset. Global flash erase also clears the CE PRAM.
The first 32 cycles of the MPU boot code are called the preboot phase because during this phase the ICE is inhibited. A read-
only status bit, PREBOOT (SFR 0xB2[7]), identifies these cycles to the MPU. Upon completion of the preboot sequence, the
ICE can be enabled and is permitted to take control of the MPU.
SECURE (SFR 0xB2[6]), the security enable bit, is reset whenever the MPU is reset. Hardware associated with the bit permits
only ones to be written to it. Thus, preboot code may set SECURE to enable the security feature but may not reset it. Once
SECURE is set, the preboot code is protected and no external read of program code is possible.
Specifically, when SECURE is set:
•
•
•
Additionally, by setting the I/O RAM register ECK_DIS to 1, the emulator clock is disabled, inhibiting access to the program with
the emulator. See the cautionary note in the I/O RAM Register description!
Page: 56 of 98
The ICE is limited to bulk flash erase only.
Page zero of flash memory, the preferred location for the user’s preboot code, may not be page-erased by either MPU or
ICE. Page zero may only be erased with global flash erase. Note that global flash erase erases CE program RAM whether
SECURE is set or not.
Writes to page zero, whether by MPU or ICE, are inhibited.
A Maxim Integrated Products Brand
The SECURE bit is to be used with caution! Inadvertently setting this bit will inhibit access to the part via the ICE
Interface description).
interface, if no mechanism for actively resetting the part between reset and erase operations is provided (see ICE
© 2005–2010 Teridian Semiconductor Corporation
Single-Phase Energy Meter IC
71M6511/71M6511H
DATA SHEET
NOVEMBER 2010
V2.7