C8051F530-IT Silicon Laboratories Inc, C8051F530-IT Datasheet - Page 81

• Manufacturer Part Number: C8051F530-IT
• Description: IC 8051 MCU 8K FLASH 20TSSOP
• Manufacturer: Silicon Laboratories Inc
• Series: C8051F53xr

Specifications of C8051F530-IT

• Core Processor: 8051
• Core Size: 8-Bit
• Speed: 25MHz
• Connectivity: LIN, SPI, UART/USART
• Peripherals: Brown-out Detect/Reset, POR, PWM, Temp Sensor, WDT
• Number Of I /o: 16
• Program Memory Size: 8KB (8K x 8)
• Program Memory Type: FLASH
• Ram Size: 256 x 8
• Voltage - Supply (vcc/vdd): 2 V ~ 5.25 V
• Data Converters: A/D 16x12b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 125°C
• Package / Case: 20-TSSOP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Other names: 336-1343





8. CIP-51 Microcontroller
The MCU system controller core is the CIP-51 microcontroller. The CIP-51 is fully compatible with the
MCS-51™ instruction set. Standard 803x/805x assemblers and compilers can be used to develop soft-
ware. The C8051F52x/F52xA/F53x/F53xA family has a superset of all the peripherals included with a stan-
dard 8051. See Section “1. System Overview” on page 13 for more information about the available
peripherals. The CIP-51 includes on-chip debug hardware which interfaces directly with the analog and
digital subsystems, providing a complete data acquisition or control-system solution in a single integrated
circuit.
The CIP-51 Microcontroller core implements the standard 8051 organization and peripherals as well as
additional custom peripherals and functions to extend its capability (see Figure 8.1 for a block diagram).
The CIP-51 core includes the following features:
Fully Compatible with MCS-51 Instruction Set
25 MIPS Peak Throughput
256 Bytes of Internal RAM
Extended Interrupt Handler
RESET
CLOCK
STOP
IDLE
ACCUMULATOR
PROGRAM COUNTER (PC)
CONTROL
PSW
PRGM. ADDRESS REG.
LOGIC
POWER CONTROL
PC INCREMENTER
Figure 8.1. CIP-51 Block Diagram
DATA POINTER
REGISTER
BUFFER
C8051F52x/F52xA/F53x/F53xA
TMP1
PIPELINE
ALU
Rev. 1.3
TMP2
DATA BUS
DATA BUS
D8
D8
D8




A16
D8
D8
D8
D8
Reset Input
Power Management Modes
Integrated Debug Logic
Program and Data Memory Security
B REGISTER
REGISTER
INTERRUPT
ADDRESS
INTERFACE
INTERFACE
INTERFACE
MEMORY
SRAM
SFR
BUS
MEM_WRITE_DATA
SFR_WRITE_DATA
MEM_READ_DATA
STACK POINTER
(256 X 8)
SFR_READ_DATA
SRAM
MEM_CONTROL
EMULATION_IRQ
MEM_ADDRESS
SFR_CONTROL
SFR_ADDRESS
SYSTEM_IRQs
81