C8051F530-IT Silicon Laboratories Inc, C8051F530-IT Datasheet - Page 143

• Manufacturer Part Number: C8051F530-IT
• Description: IC 8051 MCU 8K FLASH 20TSSOP
• Manufacturer: Silicon Laboratories Inc
• Series: C8051F53xr

Specifications of C8051F530-IT

• Core Processor: 8051
• Core Size: 8-Bit
• Speed: 25MHz
• Connectivity: LIN, SPI, UART/USART
• Peripherals: Brown-out Detect/Reset, POR, PWM, Temp Sensor, WDT
• Number Of I /o: 16
• Program Memory Size: 8KB (8K x 8)
• Program Memory Type: FLASH
• Ram Size: 256 x 8
• Voltage - Supply (vcc/vdd): 2 V ~ 5.25 V
• Data Converters: A/D 16x12b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 125°C
• Package / Case: 20-TSSOP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Other names: 336-1343

15. UART0
UART0 is an asynchronous, full duplex serial port offering modes 1 and 3 of the standard 8051 UART.
Enhanced baud rate support allows a wide range of clock sources to generate standard baud rates (details
in Section “15.1. Enhanced Baud Rate Generation” on page 144). Received data buffering allows UART0
to start reception of a second incoming data byte before software has finished reading the previous data
byte. (Please refer to
ciated with the UART interface.)
UART0 has two associated SFRs: Serial Control Register 0 (SCON0) and Serial Data Buffer 0 (SBUF0).
The single SBUF0 location provides access to both transmit and receive registers. Writes to SBUF0
always access the Transmit register. Reads of SBUF0 always access the buffered Receive register;
it is not possible to read data from the Transmit register.
With UART0 interrupts enabled, an interrupt is generated each time a transmit is completed (TI0 is set in
SCON0), or a data byte has been received (RI0 is set in SCON0). The UART0 interrupt flags are not
cleared by hardware when the CPU vectors to the interrupt service routine. They must be cleared manually
by software, allowing software to determine the cause of the UART0 interrupt (transmit complete or receive
complete).
Rate Generator
UART Baud
Section “20. Device Specific Behavior” on page 209
Write to
SBUF
Figure 15.1. UART0 Block Diagram
Rx Clock
Start
Tx Clock
Start
Stop Bit
SBUF
Read
SCON
D
TB8
SET
CLR
Shift
Input Shift Register
Q
C8051F52x/F52xA/F53x/F53xA
Shift
SFR Bus
(RX Latch)
(9 bits)
Tx Control
Rx Control
SBUF
0x1FF
SFR Bus
Zero Detector
(TX Shift)
SBUF
Rev. 1.3
RB8
Load SBUF
Rx IRQ
Tx IRQ
TI
RI
SBUF
Load
Send
Data
Interrupt
Serial
Port
for more information on the pins asso-
TX
RX
Crossbar
Crossbar
Port I/O
143