ATMEGA162-16AI Atmel, ATMEGA162-16AI Datasheet - Page 22

IC MCU AVR 16K 5V 16MHZ 44-TQFP

ATMEGA162-16AI

Manufacturer Part Number
ATMEGA162-16AI
Description
IC MCU AVR 16K 5V 16MHZ 44-TQFP
Manufacturer
Atmel
Series
AVR® ATmegar
Datasheets

Specifications of ATMEGA162-16AI

Core Processor
AVR
Core Size
8-Bit
Speed
16MHz
Connectivity
EBI/EMI, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, POR, PWM, WDT
Number Of I /o
35
Program Memory Size
16KB (8K x 16)
Program Memory Type
FLASH
Eeprom Size
512 x 8
Ram Size
1K x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 5.5 V
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
44-TQFP, 44-VQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Data Converters
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ATMEGA162-16AI
Manufacturer:
MIT
Quantity:
170
Part Number:
ATMEGA162-16AI
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATMEGA162-16AI
Manufacturer:
ATMEL
Quantity:
1 000
Part Number:
ATMEGA162-16AI
Manufacturer:
ATMEL
Quantity:
20 000
22
ATmega162/V
Caution: An interrupt between step 5 and step 6 will make the write cycle fail, since the
EEPROM Master Write Enable will time-out. If an interrupt routine accessing the EEPROM is
interrupting another EEPROM access, the EEAR or EEDR Register will be modified, causing the
interrupted EEPROM access to fail. It is recommended to have the Global Interrupt Flag cleared
during all the steps to avoid these problems.
When the write access time has elapsed, the EEWE bit is cleared by hardware. The user soft-
ware can poll this bit and wait for a zero before writing the next byte. When EEWE has been set,
the CPU is halted for two cycles before the next instruction is executed.
• Bit 0 – EERE: EEPROM Read Enable
The EEPROM Read Enable Signal EERE is the read strobe to the EEPROM. When the correct
address is set up in the EEAR Register, the EERE bit must be written to a logic one to trigger the
EEPROM read. The EEPROM read access takes one instruction, and the requested data is
available immediately. When the EEPROM is read, the CPU is halted for four cycles before the
next instruction is executed.
The user should poll the EEWE bit before starting the read operation. If a write operation is in
progress, it is neither possible to read the EEPROM, nor to change the EEAR Register.
The calibrated Oscillator is used to time the EEPROM accesses.
gramming time for EEPROM access from the CPU.
Table 1. EEPROM Programming Time
Note:
Symbol
EEPROM write (from CPU)
1. Uses 1 MHz clock, independent of CKSEL Fuse settings
Number of Calibrated RC
Oscillator Cycles
8448
(1)
Typ Programming Time
Table 1
8.5 ms
lists the typical pro-
2513K–AVR–07/09

Related parts for ATMEGA162-16AI