PIC18F4620-E/PT Microchip Technology, PIC18F4620-E/PT Datasheet

IC MCU FLASH 32KX16 44TQFP

PIC18F4620-E/PT

Manufacturer Part Number
PIC18F4620-E/PT
Description
IC MCU FLASH 32KX16 44TQFP
Manufacturer
Microchip Technology
Series
PIC® 18Fr

Specifications of PIC18F4620-E/PT

Program Memory Type
FLASH
Program Memory Size
64KB (32K x 16)
Package / Case
44-TQFP, 44-VQFP
Core Processor
PIC
Core Size
8-Bit
Speed
40MHz
Connectivity
I²C, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, HLVD, POR, PWM, WDT
Number Of I /o
36
Eeprom Size
1K x 8
Ram Size
3.8K x 8
Voltage - Supply (vcc/vdd)
4.2 V ~ 5.5 V
Data Converters
A/D 13x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 125°C
Processor Series
PIC18F
Core
PIC
Data Bus Width
8 bit
Data Ram Size
3986 B
Interface Type
SPI/I2C/EUSART
Maximum Clock Frequency
40 MHz
Number Of Programmable I/os
36
Number Of Timers
4
Operating Supply Voltage
4.2 V to 5.5 V
Maximum Operating Temperature
+ 125 C
Mounting Style
SMD/SMT
3rd Party Development Tools
52715-96, 52716-328, 52717-734, 52712-325, EWPIC18
Development Tools By Supplier
PG164130, DV164035, DV244005, DV164005, PG164120, ICE2000, ICE4000, DV164136, DM163022
Minimum Operating Temperature
- 40 C
On-chip Adc
13-ch x 10-bit
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
I3DB18F4620 - BOARD DAUGHTER ICEPIC3
Lead Free Status / Rohs Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PIC18F4620-E/PT
Manufacturer:
Microchip Technology
Quantity:
10 000
The PIC18F2525/2620/4525/4620 Rev. A4 parts you
have received conform functionally to the Device Data
Sheet
described below. Any Data Sheet Clarification issues
related to the PIC18F2525/2620/4525/4620 will be
reported in a separate Data Sheet errata. Please check
the Microchip web site for any existing issues.
The
PIC18F2525/2620/4525/4620 devices with these
Device/Revision IDs:
TABLE 1:
© 2008 Microchip Technology Inc.
The Device IDs (DEVID1 and DEVID2) are located at
addresses
configuration space. They are shown in hexadecimal
in the format “DEVID2 DEVID1”.
Note 1:
Part Number
PIC18F2525
PIC18F2620
PIC18F4525
PIC18F4620
following
40 MHz
40 MHz
40 MHz
16 MHz
16 MHz
16 MHz
(DS39626D),
4 MHz
4 MHz
4 MHz
F
OSC
The I
100 kHz) in all details, but may be used with care where higher rates are required by the application.
PIC18F2525/2620/4525/4620 Rev. A4 Silicon Errata
3FFFFEh:3FFFFFh
I
2
2
C™ interface does not conform to the 400 kHz I
C™ CLOCK RATE w/BRG
silicon
00 1100 100
00 1100 010
00 1100 000
00 1100 110
Device ID
except
errata apply
10 MHz
10 MHz
10 MHz
4 MHz
4 MHz
4 MHz
1 MHz
1 MHz
1 MHz
for
F
CY
in
the
PIC18F2525/2620/4525/4620
Revision ID
the
0 0100
0 0100
0 0100
0 0100
anomalies
only
device’s
to
20 MHz
20 MHz
20 MHz
F
8 MHz
8 MHz
8 MHz
2 MHz
2 MHz
2 MHz
CY
* 2
1. Module: MSSP
2
C specification (which applies to rates greater than
SSPADD = INT((F
In its current implementation, the I
mode operates as follows:
a)
b)
Date Codes that pertain to this issue:
All engineering and production devices.
The Baud Rate Generator for I
mode is slower than the rates specified in
Table 17-3 of the Device Data Sheet.
For this revision of silicon, use the values
shown in Table 1 in place of those shown in
Table 17-3 of the Device Data Sheet. The
differences are shown in bold text.
Use the following formula in place of the
one shown in Register 17-4 (SSPCON1) of
the Device Data Sheet for bit description
SSPM3:SSPM0 = 1000.
BRG Value
0Eh
15h
59h
05h
08h
23h
01h
08h
00h
CY
/F
SCL
) – (F
(2 Rollovers of BRG)
CY
/1.111 MHz)) – 1
400 kHz
400 kHz
333 kHz
312.5 kHz
DS80224E-page 1
1 MHz
100 kHz
308 kHz
100 kHz
100 kHz
2
F
C in Master
2
SCL
C™ Master
(1)
(1)
(1)
(1)

Related parts for PIC18F4620-E/PT

PIC18F4620-E/PT Summary of contents

Page 1

... PIC18F2525/2620/4525/4620 devices with these Device/Revision IDs: Part Number Device ID PIC18F2525 00 1100 110 PIC18F2620 00 1100 100 PIC18F4525 00 1100 010 PIC18F4620 00 1100 000 The Device IDs (DEVID1 and DEVID2) are located at addresses 3FFFFEh:3FFFFFh in configuration space. They are shown in hexadecimal in the format “DEVID2 DEVID1”. 2 TABLE 1: I C™ ...

Page 2

... Configure the auto-shutdown for software restart by clearing the PRSEN bit (PWM1CON<7>). The PWM can be re-enabled by clearing the ECCPASE bit (ECCP1AS<7>) after the shutdown condition expires. Date Codes that pertain to this issue: All engineering and production devices. © 2008 Microchip Technology Inc. ...

Page 3

... Work around None. Date Codes that pertain to this issue: All engineering and production devices. © 2008 Microchip Technology Inc. PIC18F2525/2620/4525/4620 8. Module: ECCP and CCP The CCP1 and CCP2 configured for PWM mode, with 1:1 Timer2 prescaler and duty cycle set to the period minus 1, may result in the PWM output(s) remaining at a logic low level ...

Page 4

... PIC18F4620 family as the PIC18F452 family for a given clock source, add 1 to the value in CCPR1H:CCPR1L. CCPR1H:CCPR1L = x for the PIC18F452, to achieve the same Reset period on the PIC18F4620 family, use CCPR1H:CCPR1L = where the prescale depending on the T1CKPS1:T1CKPS0 bit values. Date Codes that pertain to this issue: All engineering and production devices ...

Page 5

... TMRT is set and prior to writing subsequent bytes into TXREG. Date Codes that pertain to this issue: All engineering and production devices. © 2008 Microchip Technology Inc. PIC18F2525/2620/4525/4620 17. Module: Timer1/Timer3 When Timer1 or Timer3 is configured for the external clock source and the CCPxCON register ...

Page 6

... Example 2 can be used. This example overwrites the Fast Return register by making a dummy call to Foo with the fast option in the high priority service routine. Date Codes that pertain to this issue: All engineering and production devices. © 2008 Microchip Technology Inc. ...

Page 7

... LowVector (void) { _asm goto MyLowISR _endasm } #pragma code /* return to default code section */ © 2008 Microchip Technology Inc. PIC18F2525/2620/4525/4620 directive instructs the compiler to not use the RETFIE FAST instruction. If the proper high priority interrupt bit is set in the IPRx register, then the interrupt is treated as high priority in spite of the pragma interruptlow directive ...

Page 8

... Example 4. This example illustrates how it reduces the instruction cycle count from 10 cycles to 3: EXAMPLE 4: #pragma code high_vector_section=0x8 void high_vector (void) { _asm CALL high_vector_branch, 1 _endasm } void high_vector_branch (void) { _asm POP GOTO high_isr _endasm } #pragma interrupt high_isr void high_isr (void) { ... } DS80224E-page 8 © 2008 Microchip Technology Inc. ...

Page 9

... N/A 2.05 N/A Work around Use the next higher BOR voltage setting to ensure a low V is detected above 2.0V. DD Date Codes that pertain to this issue: All engineering and production devices. © 2008 Microchip Technology Inc. PIC18F2525/2620/4525/4620 + and V - REF REF PIC18LF2525/2620/4525/4620 (INDUSTRIAL) Min ...

Page 10

... SEN bit will be clear, indicating the bus is Idle. Clearing and setting the SSPEN bit will also reset 2 the I C peripheral and clear the PEN, RSEN and SEN status bits. Date Codes that pertain to this issue: All engineering and production devices. © 2008 Microchip Technology Inc. to clear CY ...

Page 11

... SPI Slave mode, ensure that the SSPOV bit is clear before disabling the module. Date Codes that pertain to this issue: All engineering and production devices. © 2008 Microchip Technology Inc. PIC18F2525/2620/4525/4620 32. Module: MSSP (SPI Mode) When the SPI is using Timer2/2 as the clock ...

Page 12

... Clear the WUE bit in software after the wake- up event has occurred prior to reading the receive buffer, RCREG. 2. Poll the WUE bit and read RCREG after the WUE bit is automatically cleared. Date Codes that pertain to this issue: All engineering and production devices. © 2008 Microchip Technology Inc. the RCIF ...

Page 13

... SSPBUF and clear the WCOL (SSPCON1<7>) bit if necessary. Date Codes that pertain to this issue: All engineering and production devices. © 2008 Microchip Technology Inc. PIC18F2525/2620/4525/4620 39. Module: MSSP In SPI mode, the SDO output may change after the inactive clock edge of the bit ‘0’ output. This may affect some SPI components that read data over 300 ns after the inactive edge of SCK ...

Page 14

... The required value for the resistor varies with the application system’s characteristics and the process variations microcontrollers. Experimentation and thorough encouraged. Date Codes that pertain to this issue: All engineering and production devices. © 2008 Microchip Technology Inc 7-Bit Slave ® Semi- between the testing is ...

Page 15

... Added issues 33-36 (EUSART), 37 (Timer1), 38-41 (MSSP) and 42 (Reset). Added Date Code information to new issues from revision B (issues 23-32). Rev D Document (2/2007) 2 Added issue 43 (MSSP (I C Slave). Rev E Document (3/2008) Added issue 44 (MSSP – SPI Slave). © 2008 Microchip Technology Inc. PIC18F2525/2620/4525/4620 DS80224E-page 15 ...

Page 16

... PIC18F2525/2620/4525/4620 NOTES: DS80224E-page 16 © 2008 Microchip Technology Inc. ...

Page 17

... PowerMate, PowerTool, REAL ICE, rfLAB, Select Mode, Total Endurance, UNI/O, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries. SQTP is a service mark of Microchip Technology Incorporated in the U.S.A. All other trademarks mentioned herein are property of their respective companies. ...

Page 18

... Fax: 886-3-572-6459 Taiwan - Kaohsiung Tel: 886-7-536-4818 Fax: 886-7-536-4803 Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102 Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350 © 2008 Microchip Technology Inc. EUROPE Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829 France - Paris Tel: 33-1-69-53-63-20 ...

Related keywords