EP9315-CB Cirrus Logic Inc, EP9315-CB Datasheet - Page 429

• Manufacturer Part Number: EP9315-CB
• Description: IC ARM920T MCU 200MHZ 352-PBGA
• Manufacturer: Cirrus Logic Inc
• Series: EP9r

Specifications of EP9315-CB

• Core Processor: ARM9
• Core Size: 16/32-Bit
• Speed: 200MHz
• Connectivity: EBI/EMI, EIDE, Ethernet, I²C, IrDA, Keypad/Touchscreen, PCMCIA, SPI, UART/USART, USB
• Peripherals: AC'97, DMA, I&sup2:S, LCD, LED, MaverickKey, POR, PWM, WDT
• Number Of I /o: 16
• Program Memory Type: ROMless
• Ram Size: 32K x 8
• Voltage - Supply (vcc/vdd): 1.65 V ~ 3.6 V
• Data Converters: A/D 8x12b
• Oscillator Type: External
• Operating Temperature: 0°C ~ 70°C
• Package / Case: 352-BGA
• Processor Series: EP93xx
• Core: ARM920T
• Data Bus Width: 32 bit
• 3rd Party Development Tools: MDK-ARM, RL-ARM, ULINK2
• Development Tools By Supplier: EDB9315A-Z
• For Use With: 598-1144 - KIT DEVELOPMENT EP9315 ARM9
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Eeprom Size: -
• Program Memory Size: -
• Lead Free Status / Rohs Status: No
• Other names: 598-1261

INTERRUPT
DS785UM1
31
15
Address:
30
14
29
13
28
12
NFBIntEn:
RSS:
NO_HDSK:
PWSC:
Channel Base Address + 0x0004 - Read/Write
27
11
26
10
Copyright 2007 Cirrus Logic
RSVD
25
9
Setting this bit to “1” enables the generation of the NFB
interrupt in the DMA_BUF_ON state of the DMA channel
buffer state machine. Setting this bit to zero disables
generation of the NFB Interrupt. Normally when the
channel is enabled, this bit should be 1. However in the
case where the current buffer is the last, then this bit can
be cleared to prevent the generation of an interrupt while
the DMA State machine is in the DMA_BUF_ON state.
Request Source Selection.
00 - External DReq.
01 - Internal SSPRx.
10 - Internal SSPTx.
11 - Internal IDE.
When set, the peripheral doesn’t require the regular
handshake protocol. This is optional for external DMAs,
but this bit needs to be set for SSP and IDE operations.
Setting this bit will imply the use of a wait state counter
that will mask hardware requests after each DMA write.
Peripheral Wait States Count. Gives the latency (in HCLK
cycles) needed by the peripheral to de-assert its request
line once the M2M transfer is finished.During this latency
period, the DMA channel will not consider any request.
This wait state count is triggered after each peripheral
width transfer, right after the DMA write phase.In the case
of internal DMA, this means that the count will start when
the DMA has had confirmation from AHB that the write is
accepted and done. In the case of an external DMA that
doesn’t use a handshaking protocol, the count will start
when the DMA has received the acknowledge of the write
from the SMC.If the acknowledge from the SMC takes too
long to arrive, the processor can still cancel the counter
stall by writing the CONTROL register.
24
8
RSVD
23
7
22
6
21
5
20
4
19
3
EP93xx User’s Guide
NFBint
18
2
DMA Controller
DONEInt
17
1
STALLInt
10-35
16
0
10