ST7FLITE29F2M6 STMicroelectronics, ST7FLITE29F2M6 Datasheet - Page 130

IC MCU 8BIT 8K FLASH 20SOIC

ST7FLITE29F2M6

Manufacturer Part Number
ST7FLITE29F2M6
Description
IC MCU 8BIT 8K FLASH 20SOIC
Manufacturer
STMicroelectronics
Series
ST7r
Datasheet

Specifications of ST7FLITE29F2M6

Core Processor
ST7
Core Size
8-Bit
Speed
8MHz
Connectivity
SPI
Peripherals
LVD, POR, PWM, WDT
Number Of I /o
15
Program Memory Size
8KB (8K x 8)
Program Memory Type
FLASH
Eeprom Size
256 x 8
Ram Size
384 x 8
Voltage - Supply (vcc/vdd)
2.4 V ~ 5.5 V
Data Converters
A/D 7x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
20-SOIC (7.5mm Width)
Processor Series
ST7FLITE2x
Core
ST7
Data Bus Width
8 bit
Data Ram Size
384 B
Interface Type
SPI
Maximum Clock Frequency
8 MHz
Number Of Programmable I/os
15
Number Of Timers
4 bit
Operating Supply Voltage
2.4 V to 5.5 V
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Development Tools By Supplier
ST7FLIT2-COS/COM, ST7FLITE-SK/RAIS, ST7MDT10-DVP3, ST7MDT10-EMU3, STX-RLINK
Minimum Operating Temperature
- 40 C
On-chip Adc
13 bit
For Use With
497-5858 - EVAL BOARD PLAYBACK ST7FLITE497-5049 - KIT STARTER RAISONANCE ST7FLITE497-5046 - KIT TOOL FOR ST7/UPSD/STR7 MCU
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
497-2135-5

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ST7FLITE29F2M6
Quantity:
100
Company:
Part Number:
ST7FLITE29F2M6
Quantity:
12 000
Part Number:
ST7FLITE29F2M6TR
Manufacturer:
ST
Quantity:
5 700
Part Number:
ST7FLITE29F2M6TR
Manufacturer:
ST
0
Part Number:
ST7FLITE29F2M6TR
Manufacturer:
ST
Quantity:
20 000
Part Number:
ST7FLITE29F2M6TR 11+
Manufacturer:
ST
0
Part Number:
ST7FLITE29F2M6TR.
Manufacturer:
ST
0
ST7LITE2
16 IMPORTANT NOTES
16.1 EXECUTION OF BTJX INSTRUCTION
When testing the address $FF with the "BTJT" or
"BTJF" instructions, the CPU may perform an in-
correct operation when the relative jump is nega-
tive and performs an address page change.
To avoid this issue, including when using a C com-
piler, it is recommended to never use address
$00FF as a variable (using the linker parameter for
example).
16.2 ADC CONVERSION SPURIOUS RESULTS
Spurious conversions occur with a rate lower than
50 per million. Such conversions happen when the
measured voltage is just between 2 consecutive
digital values.
Workaround
A software filter should be implemented to remove
erratic conversion results whenever they may
cause unwanted consequences.
16.3 A/ D CONVERTER ACCURACY FOR FIRST
CONVERSION
When the ADC is enabled after being powered
down (for example when waking up from HALT,
ACTIVE-HALT or setting the ADON bit in the AD-
CCSR register), the first conversion (8-bit or 10-
bit) accuracy does not meet the accuracy specified
in the datasheet.
Workaround
In order to have the accuracy specified in the da-
tasheet, the first conversion after a ADC switch-on
has to be ignored.
16.4 NEGATIVE INJECTION IMPACT ON ADC
ACCURACY
Injecting a negative current on an analog input
pins significantly reduces the accuracy of the AD
Converter. Whenever necessary, the negative in-
jection should be prevented by the addition of a
Schottky diode between the concerned I/Os and
ground.
130/133
Injecting a negative current on digital input pins
degrades ADC accuracy especially if performed
on a pin close to ADC channel in use.
16.5
OUTSIDE INTERRUPT ROUTINE
When an active interrupt request occurs at the
same time as the related flag or interrupt mask is
being cleared, the CC register may be corrupted.
Concurrent interrupt context
The symptom does not occur when the interrupts
are handled normally, i.e. when:
– The interrupt request is cleared (flag reset or in-
– The interrupt request is cleared (flag reset or in-
– The interrupt request is cleared (flag reset or in-
If these conditions are not met, the symptom can
be avoided by implementing the following se-
quence:
Perform SIM and RIM operation before and after
resetting an active interrupt request
SIM
reset flag or interrupt mask
RIM
16.6 USING PB4 AS EXTERNAL INTERRUPT
PB4 cannot be used as an external interrupt in
HALT mode because the port pin PB4 is not active
in this mode.
16.7 TIMEBASE 2 INTERRUPT IN SLOW MODE
Timebase 2 interrupt is not available in slow mode.
Ex:
terrupt mask) within its own interrupt routine
terrupt mask) within any interrupt routine
terrupt mask) in any part of the code while this in-
terrupt is disabled
CLEARING
ACTIVE
INTERRUPTS

Related parts for ST7FLITE29F2M6