MAX11801TEVS+ Maxim Integrated Products, MAX11801TEVS+ Datasheet - Page 51
![no-image](/images/manufacturer_photos/0/4/417/maxim_integrated_products_sml.jpg)
MAX11801TEVS+
Manufacturer Part Number
MAX11801TEVS+
Description
KIT EVAL TOUCH SCREEN
Manufacturer
Maxim Integrated Products
Datasheet
1.MAX11803EWCT.pdf
(59 pages)
Specifications of MAX11801TEVS+
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Measurement Averaging Configuration Register (0x03)*
* The settings can be enabled and disabled through settings in the operating mode configuration register (0x0B), allowing for dynamic
configuration of averaging modes depending on operating mode.
ADC Sampling Time Configuration Register (0x04)*
* Time ADC spends sampling panel before starting conversion process. This time plus the ADC conversion time determines the sam-
pling rate within averaging operations. Be sure to allow adequate time to settle the ADC capacitors given the panel effective source
resistance.
BIT
NAME
DEFAULT
BIT
NAME
DEFAULT
Low-Power, Ultra-Small Resistive Touch-Screen
BIT
BIT
7:6
5:4
3:2
1:0
7:6
5:4
3:2
1:0
T_SAMPLE_Z1[1:0]
T_SAMPLE_Z2[1:0]
AVG_Z1[1:0]
AVG_Z2[1:0]
T_SAMPLE_X[1:0]
T_SAMPLE_Y[1:0]
AVG_X[1:0]
AVG_Y[1:0]
T_SAMPLE_X[1:0]
______________________________________________________________________________________
NAME
7
0
7
0
AVG_X[1:0]
NAME
Averaging sample depth for X, Y, Z1, or Z2 measurements
If AVG_FLT = 0 (see the Operating Mode Configuration
Register (0x0B) section)
00: Single sample, no averaging
01: Take four samples, average two median samples
10: Take eight samples, average four median samples
11: Take 16 samples, average eight median samples
If AVG_FLT = 1 (see the Operating Mode Configuration Register
(0x0B) section)
00: Single sample, no averaging
01: Take four samples, average all samples
10: Take eight samples, average all samples
11: Take 16 samples, average all samples
6
0
6
0
Controllers with I
Sampling time for X, Y, Z1 or Z2 measurements
00: 4 x (2MHz oscillator clock period) = 2μs
01: 16 x (2MHz oscillator clock period) = 8μs
10: 64 x (2MHz oscillator clock period) = 32μs
11: 256 x (2MHz oscillator clock period) = 128μs
T_SAMPLE_Y[1:0]
5
0
5
0
AVG_Y[1:0]
DESCRIPTION
DESCRIPTION
4
0
4
0
T_SAMPLE_Z1[1:0]
3
0
3
0
AVG_Z1[1:0]
2
C/SPI Interface
2
0
2
0
MAX11800/
MAX11801
Yes
Yes
Yes
Yes
MAX11800/
MAX11801
Yes
Yes
Yes
Yes
T_SAMPLE_Z2[1:0]
1
0
1
0
AVG_Z2[1:0]
MAX11802/
MAX11803
MAX11802/
MAX11803
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
0
0
0
0
51