SI5319-EVB Silicon Laboratories Inc, SI5319-EVB Datasheet

no-image

SI5319-EVB

Manufacturer Part Number
SI5319-EVB
Description
BOARD EVALUATION SI5319
Manufacturer
Silicon Laboratories Inc
Datasheets

Specifications of SI5319-EVB

Main Purpose
Timing, Clock Multiplier
Embedded
No
Utilized Ic / Part
SI5319
Primary Attributes
1 Input, 1 Output
Secondary Attributes
CML, CMOS, LVDS, LVPECL
Processor To Be Evaluated
Si5319
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant
Si5316-EVB Si5319-EVB
Si5322/23-EVB Si5324-EVB
Si5325/26-EVB
Si5316, Si5319, Si5322/23, S
5324,
Si5325/26 EVB U
G
I
AND
SER
S
UIDE
1. Introduction
The Si5316-EVB, Si5319-EVB, Si5322/23-EVB, Si5324-EVB, and Si5325/26-EVB provide platforms for evaluating
Silicon Laboratories' Si5316, Si5319, Si5322/Si5323, Si5324, and Si5325/Si5326 Any-Rate Precision Clocks. The
Si5316, Si5322, and Si5323 are controlled directly using configuration pins on the devices, while the Si5324,
2
Si5325, and Si5326 are controlled by a microprocessor or MCU (micro-controller unit) via an I
C or SPI interface.
The Si5316 is a jitter attenuator with a loop bandwidth ranging from 60 Hz to 8.4 kHz. The Si5322 and Si5325 are
low jitter clock multipliers with a loop bandwidth ranging from 30 kHz to 1.3 MHz. The Si5319, Si5323, and Si5326
are jitter-attenuating clock multipliers, with a loop bandwidth ranging from 60 Hz to 8.4 kHz. The Si5324 has
features and capabilities very similar to the Si5326, but has much lower loop bandwidths that range from
4 to 525 Hz. The Si5326 device can optionally be configured to operate as a Si5325, so a single evaluation board
is available to evaluate both devices. Likewise, the Si5323 can be configured to operate as a Si5322, so the two
devices share a single evaluation board.
The Si5316/19/22/23/25/26 Any-Rate Precision Clocks are based on Silicon Laboratories' third-generation
®
DSPLL
technology, which provides any-rate frequency synthesis in a highly integrated PLL solution that
eliminates the need for external VCXO and loop filter components. The devices have excellent phase noise and
jitter performance. The Si5316 is a jitter attenuator that supports jitter generation of 0.3 ps RMS (typ) across the
12 kHz –20 MHz and 50 kHz–80 MHz jitter filter bandwidths. The Si5319, Si5323, and Si5326 jitter attenuating
clock multipliers support jitter generation of 0.3 ps RMS (typ) across the 12 kHz–20 MHz and 50 kHz–80 MHz jitter
filter bandwidths. The Si5322 and Si5325 support jitter generation of 0.6 ps RMS (typ) across the 12 kHz–20 MHz
and 50 kHz–80 MHz jitter filter bandwidths. For all devices, the DSPLL loop bandwidth is digitally programmable,
providing jitter performance optimization at the application level. These devices are ideal for providing clock
multiplication/clock division, jitter attenuation, and clock distribution in mid-range and high-performance timing
applications.
Top
Bottom
Figure 1. Si532x QFN EVB
Rev. 0.4 7/09
Copyright © 2009 by Silicon Labs
Si531x-EVB Si532x-EVB

Related parts for SI5319-EVB

SI5319-EVB Summary of contents

Page 1

... Si5316, Si5319, Si5322/23 Introduction The Si5316-EVB, Si5319-EVB, Si5322/23-EVB, Si5324-EVB, and Si5325/26-EVB provide platforms for evaluating Silicon Laboratories' Si5316, Si5319, Si5322/Si5323, Si5324, and Si5325/Si5326 Any-Rate Precision Clocks. The Si5316, Si5322, and Si5323 are controlled directly using configuration pins on the devices, while the Si5324, Si5325, and Si5326 are controlled by a microprocessor or MCU (micro-controller unit) via an I The Si5316 is a jitter attenuator with a loop bandwidth ranging from ...

Page 2

... For the pin controlled parts (Si5316, Si5322, Si5324, and Si5323), the pin settings of the devices are determined by the MCU and the PC resident software that is provided with the EVB. For the MCU controlled parts (Si5319, Si5324, Si5325, and Si5326), the devices are controlled and monitored through the serial port (either SPI or I CPLD sits between the MCU and the Any-Rate Precision Clock device that performs voltage level translation and stores the pin configuration data for the pin controlled devices ...

Page 3

... Si5322/23 evaluation boards are for pin controlled clock parts and the Si5319, Si5324, and Si5325/26 are for clock parts that are to be controlled by an MCU over a serial port. The Si5316-EVB, Si5319-EVB, and Si5324-EVB support only one part, while the two other boards each support two parts: one that is wideband (the Si5322 and the Si5325) and one that is narrowband (the Si5323 and the Si5326) ...

Page 4

... It is also important that the CKIN signal meet the minumum rise time (CKNtrf) even though the input frequency is low. The two clock outputs (one for the Si5316-EVB and Si5319-EVB) are all differential, AC coupled and configured for driving 50 ohm transmission lines. When using single ended outputs important that the unused half of the output be terminated ...

Page 5

Input 1 Input 2 C30 C5 R34 R15 RATE0 RATE1 Notes: 1. Xtal is 114.285 MHz 3rd overtone. 2. For external reference frequencies and RATE pin settings, see the Si53xx-RM Any-Rate Precision Clock Family Reference Manual 3. NC—no connect. 4. ...

Page 6

... For microprocessor parts, U3 configures the EVB for a specific frequency plan as described in "Appendix— Powerup and Factory Default Settings" on page 23. LVPECL outputs will not function at 1 the Si532x part operate at 1.8 V, the output format needs to be changed by altering either the SFOUT pins (Si5316/22/23) or the SFOUT register bits (Si5319/ 25/26). 6 ...

Page 7

Connectors and LEDs 6.1. LEDs There are eight LEDs on the board which provide a quick and convenient means of determining board status. Table 3. LED Status and Description LED Color Label D1 Green 3 Green DUT_PWR ...

Page 8

Si531x-EVB Si532x-EVB 6.2. User Jumpers and Headers. Use the following to locate the jumpers described below: Ext Ref, J1, J2 Ext Ref, J1 and 3 level 2 and 3 level Inputs, J9 Inputs, J9 Serial port, J17 Serial ...

Page 9

J14 pin ribbon header that provides an external path to monitor the status pins. J17 pin ribbon header that provides an external path to serially communicate with the Any-Rate Precision Clock. To control the ...

Page 10

Si531x-EVB Si532x-EVB 7. EVB Software Installation The following sections describe how to install the EVB software. Note: These programs can control any of the Any-Rate Precision Clock devices including the Si5316, Si532x, and Si536x devices. This software can be installed ...

Page 11

Precision Clock EVB Software Installation To install: 1. Navigate to the "PrecisionClockEVBSoftware" directory. 2. Double-click on the Setup.exe file 3. Follow the steps in the wizard to install the program. Note: Use the default installation location for best results. ...

Page 12

Si531x-EVB Si532x-EVB 8. Schematics VDD3 32 VDD2 10 VDD1 5 Rate0 11 Rate1 Rev. 0 ...

Page 13

GND 10 Vcc 20 Rev. 0.4 Si531x-EVB Si532x-EVB 13 ...

Page 14

Si531x-EVB Si532x-EVB Gnd1 2 NC2 3 NC1 1 Gnd1 2 NC2 3 NC1 1 Vcc Vss Vcc GND 6 Gnd2 Gnd2 ...

Page 15

Si531x-EVB Si532x-EVB Rev. 0.4 15 ...

Page 16

Si531x-EVB Si532x-EVB 9. Bill of Materials Item Qty Reference 1 19 C1,C2,C3,C6,C7,C8,C9,C12,C19,C20, C22,C27,C29,C32,C33,C34,C36,C39, C41 2 12 C4,C13,C14,C16,C18,C31,C35,C37, C40,C42,C43,C44 4 7 C10,C11,C15,C21,C28,C38,C45 5 3 C17,C24,C26 6 2 C23,C25 7 3 D1,D2, D4,D5, D7, H1,H2,H3,H4 11 ...

Page 17

... Note: X denotes the product revision. Consult the ordering guide in the Si5326 data sheet for the latest product revision. For the Si5322/23-EVB, substitute Si5323-X-GM. For the Si5316-EVB, substitute Si5316-X-GM. For the Si5319-EVB, substitute Si5319-X-GM. For the Si5324-EVB, substitute Si5324-X-GM. Table 8. Bill of Materials (Continued) ...

Page 18

Si531x-EVB Si532x-EVB 10. Layout 18 Figure 9. Silkscreen Top Figure 10. Layer 1 Rev. 0.4 ...

Page 19

Figure 11. Layer 2, Ground Plane Figure 12. Layer 3 Rev. 0.4 Si531x-EVB Si532x-EVB 19 ...

Page 20

Si531x-EVB Si532x-EVB 20 Figure 13. Layer 4, 3.3 V Power Figure 14. Layer 5 Rev. 0.4 ...

Page 21

Figure 15. Layer 6, DUT Power Figure 16. Layer 7, Ground Plane Rev. 0.4 Si531x-EVB Si532x-EVB 21 ...

Page 22

Si531x-EVB Si532x-EVB 22 Figure 17. Layer 8 Figure 18. Silkscreen Bottom Rev. 0.4 ...

Page 23

... DBL_BY L — none INC none DEC none — none For the Si5319-EVB, the power up settings are as follows: Free run mode, based on the 114.285 MHz crystal 19.44 MHz on CKOUT Loop BW of 110 Hz LVEPCL output for CKOUT F D ACTORY EFAULT Comment automatic, revertive FRQSEL = LMLM 19 ...

Page 24

Si531x-EVB Si532x-EVB For the Si5316-EVB, the factory jumper settings are as follows: pin jumper — none — none FRQSEL0 L FRQSEL1 L CK1DIV L CK2DIV L BWSEL0 H BWSEL1 — none — none SFOUT0 H SFOUT1 none ...

Page 25

... D L OCUMENT CHANGE IST Revision 0.1 to Revision 0.2  Added Si5319-EVB.  Add "Appendix—Powerup and Factory Default Settings" on page 23. Revision 0.2 to Revision 0.3  Updated for free run mode. Revision 0.3 to Revision 0.4  Added Si5324-EVB Si532x-EVB Rev. 0.4 25 ...

Page 26

... Should Buyer purchase or use Silicon Laboratories products for any such unintended or unauthorized ap- plication, Buyer shall indemnify and hold Silicon Laboratories harmless against all claims and damages. Silicon Laboratories, Silicon Labs, and DSPLL are trademarks of Silicon Laboratories Inc. Other products or brandnames mentioned herein are trademarks or registered trademarks of their respective holders. ...

Related keywords