SI5365/66-EVB Silicon Laboratories Inc, SI5365/66-EVB Datasheet

no-image

SI5365/66-EVB

Manufacturer Part Number
SI5365/66-EVB
Description
BOARD EVAL FOR SI5365/66
Manufacturer
Silicon Laboratories Inc
Datasheets

Specifications of SI5365/66-EVB

Main Purpose
Timing, Clock Generator
Utilized Ic / Part
SI5365, SI5366
Processor To Be Evaluated
Si5365 and Si5366
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Secondary Attributes
-
Embedded
-
Primary Attributes
-
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
S i5365/66- EVB
S i5367/68- EVB
Si5365/66/67/68 E
B
U
G
VALUATION
OA RD
SER
S
UIDE
1. Introduction
The Si5365/66-EVB and Si5367/68-EVB provide platforms for evaluating Silicon Laboratories' Si5365/Si5366 and
Si5367/Si5368 Any-Rate Precision Clocks. The Si5365 and Si5366 are controlled directly using configuration pins
on the devices, while the Si5367 and Si5368 are controlled by a microprocessor or MCU (microcontroller unit) via
2
an I
C or SPI interface. The Si5365 and Si5367 are low jitter clock multipliers with a loop bandwidth ranging from
30 kHz to 1.3 MHz. The Si5366 and Si5368 are jitter-attenuating clock multipliers, with a loop bandwidth ranging
from 60 Hz to 8.4 kHz. The Si5366 device can optionally be configured to operate as a Si5365, so a single
evaluation board is available to evaluate both devices. Likewise, the Si5368 can be configured to operate as a
Si5367, so the two devices share a single evaluation board.
®
The Si5365/66/67/68 Any-Rate Precision Clocks are based on Silicon Laboratories' 3rd-generation DSPLL
technology, which provides any-rate frequency synthesis in a highly integrated PLL solution that eliminates the
need for external VCXO and loop filter components. The devices have excellent phase noise and jitter
performance. The Si5366 and Si5368 jitter attenuating clock multipliers support jitter generation of 0.3 ps RMS
(typ) across the 12 kHz–20 MHz and 50 kHz–80 MHz jitter filter bandwidths. The Si5365 and SI5367 support jitter
generation of 0.6 ps RMS (typ) across the 12 kHz–20 MHz and 50 kHz–80 MHz jitter filter bandwidths. For all
devices, the DSPLL loop bandwidth is digitally programmable, providing jitter performance optimization at the
application level. These devices are ideal for providing clock multiplication/clock division, jitter attenuation, and
clock distribution in mid-range and high performance timing applications.
Top
Bottom
Figure 1. Si536x TQFP EVB
Rev. 0.4 5/08
Copyright © 2008 by Silicon Laboratories
Si5365/66-EVB Si5367/68-EVB

Related parts for SI5365/66-EVB

SI5365/66-EVB Summary of contents

Page 1

... Si5365/66/67/ Introduction The Si5365/66-EVB and Si5367/68-EVB provide platforms for evaluating Silicon Laboratories' Si5365/Si5366 and Si5367/Si5368 Any-Rate Precision Clocks. The Si5365 and Si5366 are controlled directly using configuration pins on the devices, while the Si5367 and Si5368 are controlled by a microprocessor or MCU (microcontroller unit) via ...

Page 2

... Features The Si5365/66-EVB and Si5367/68-EVBs each include the following: CD with documentation and EVB software including the DSPLLsim configuration software utility USB cable EVB circuit board including a Si5366 (Si5365/66-EVB Si5368 (Si5367/68-EVB) User's Guide (this document) 2 Table 1. Features by Part Number Any-Rate Precision Clock Multipliers ...

Page 3

... As such, these evaluation boards are only populated with narrowband parts. To evaluate Si5365 device operation using the Si5365/66-EVB, the RATE[1:0] pins must be set to LL using the jumper provided. To evaluate Si5367 device operation using the Si536768-EVB, the Precision Clock EVB Software should be configured for wideband mode ...

Page 4

... Si5365/66-EVB Si5367/68-EVB SPI bus USB MCU +3.3 V 1.8 to 3.3 V DUT PWR ss +1.8 V Vreg reg addr SPI bus Figure 2. Si536x TQFP Block Diagram 5.3. Si536x Input and Output Clocks The Si536x has four differential inputs that are ac terminated to 50 Ω and then ac coupled to the part. Single ended operation can be implemented by simply not connecting to one of the two of the differential pairs. The four clock outputs are all differential, ac coupled and configured for driving 50 Ω ...

Page 5

Input 1 Input 2 C39 C22 R50 R28 RATE0 RATE1 Notes: 1. Xtal is 114.285 MHz 3rd overtone. 2. For external reference frequencies and RATE pin settings, see the Any-Rate Precision Clock Family Reference Manual 3. NC—no connect. 4. NOPOP—do ...

Page 6

... The board powers up in free run mode with a configuration that is outlined in "Appendix— Powerup and Factory Default Settings" on page 25. For the pin controlled parts (Si5365/66-EVB), the contents of U5 configure the board on power up so that jumper plugs may be used. If DSPLLsim is subsequently run, the jumper plugs should be removed before DSPLLsim downloads the configuration to the EVB so that the jumpers do not conflict with the CPLD outputs ...

Page 7

Connectors and LEDs 6.1. LEDs There are sixteen LEDs on the board which provide a quick and convenient means of determining board status. LED Color D1 green D3 green D5 red D7 yellow D9 yellow D11 red D13 red ...

Page 8

... Si5365/66-EVB Si5367/68-EVB 6.2. User Jumpers and Headers. Use Figure 4 to locate the jumpers described in Tables and 7: J14 J14 J17 J17 J22 J22 Figure 4. Connectors, Jumper Header Locations J25 assists in measuring the Any-Rate Precision Clock current draw. If J25 used, R36 should be removed. ...

Page 9

J14 is a three-pin by ten header that is used to establish input levels for the pin controlled two-level inputs using jumper plugs. It also provides a means of externally driving the two-level input signals: Table 4. Two-Level Input Jumper ...

Page 10

... Si5365/66-EVB Si5367/68-EVB Table 6. External Serial Port Connector, J22 J17 is a three-pin by twenty header that is used to establish input levels for the pin controlled three-level inputs using jumper plugs. It also provides a means of externally driving the three-level input signals. Table 7. Three-Level Input Jumper Headers, J17 J39 J17 ...

Page 11

EVB Software Installation The following sections describe how to install the EVB software. Note: These programs can control any of the Any-Rate Precision Clock devices including the Si5316, Si532x, and Si536x devices. This software can be installed once per ...

Page 12

... Si5365/66-EVB Si5367/68-EVB 7.4. Precision Clock EVB Software Installation To install: 1. Navigate to the "PrecisionClockEVBSoftware" directory. 2. Double-click on the Setup.exe file 3. Follow the steps in the wizard to install the program. Note: Use the default installation location for best results. 4. After the installation is complete, click on Start Software. Select one of the programs to control the EVB. ...

Page 13

Schematics Vdd17 100 Vdd16 99 Vdd15 96 Vdd14 94 Vdd13 91 ...

Page 14

... Si5365/66-EVB Si5367/68-EVB 14 Rev. 0.4 ...

Page 15

Gnd1 Gnd2 NC2 NC1 Gnd1 Gnd2 2 5 NC2 NC1 VBUS 12 C2D 14 RST/C2CK 13 REGIN 11 ...

Page 16

... Si5365/66-EVB Si5367/68-EVB Vcc 20 GND 10 Vcc 20 Rev. 0.4 GND 10 ...

Page 17

Rev. 0.4 Si5367/68-EVB 17 ...

Page 18

... Si5365/66-EVB Si5367/68-EVB 9. Bill of Materials Item Qty Reference 1 32 C1,C2,C3,C5,C10,C12,C17,C19,C21, C25,C26,C27,C28,C29,C32,C33,C36, C37,C38,C40,C42,C44,C45,C47,C49, C50,C53,C55,C57,C58,C60,C61 2 7 C4,C6,C8,C9,C14,C23,C52 3 3 C7,C30,C31 4 16 C11,C13,C15,C16,C18,C20,C24,C41, C43,C46,C48,C51,C54,C56,C59,C62 6 2 C34,C35 7 6 D1,D3,D10,D12,D14,D16 8 8 D2,D4,D5,D6,D8,D11,D13,D15 9 2 D7, H1,H2,H3, J1,J2,J3,J5,J7,J10,J13,J15,J21,J23, J28,J29,J30,J33,J35,J36,J37,J38,J39, J41 12 9 J4,J9,J11,J12,J16,J19,J20,J24,J26 J14 16 1 J17 17 1 J18 18 1 J22 20 1 J31 ...

Page 19

... R13,R22,R25 35 6 R18,R20,R30,R50,R62,R64 38 1 R43 41 1 R51 *Note: X denotes the product revision. Consult the ordering guide in the Si5368 Data Sheet for the latest product revision. For the Si5365/66-EVB, substitute Si5366-X-GQ. Si5367/68-EVB Part Mfgr 10 Venkel 0 ohm Venkel 66.5 Venkel 100 Venkel R150x4 ...

Page 20

... Si5365/66-EVB Si5367/68-EVB 10. Layout 20 Figure 10. Silkscreen Top Figure 11. Layer 1 Rev. 0.4 ...

Page 21

Figure 12. Layer 2, Ground Plane Figure 13. Layer 3 Rev. 0.4 Si5367/68-EVB 21 ...

Page 22

... Si5365/66-EVB Si5367/68-EVB 22 Figure 14. Layer 4, 3.3 V Power Figure 15. Layer 5 Rev. 0.4 ...

Page 23

Figure 16. Layer 6, DUT Power Figure 17. Layer 7, Ground Plane Rev. 0.4 Si5367/68-EVB 23 ...

Page 24

... Si5365/66-EVB Si5367/68-EVB 24 Figure 18. Layer 8 Figure 19. Silkscreen Bottom Rev. 0.4 ...

Page 25

... CKIN2 is not used because of free run mode 155.52 MHz output on CKOUT1 and CKOUT2 622.08 MHz output on CKOUT3 and CKOUT4 311.04 MHz output on CKOUT5 Loop LVEPCL outputs for CKIN1, CKIN2, CKIN3 and CKIN4 For the Si5365/66-EVB, the factory jumper settings are as follows: For J17: Silkscreen Pin Jumper — ...

Page 26

... Si5365/66-EVB Si5367/68-EVB For J14: Pin Pin Jumper CS0_C3A J14.1B none CS1_C4A J14.2B none INC J14.3B none DEC J14.4B none — J14.5B none — J14.6B none DBL34 J14.7B none FS_ALIGN J14.8B none FS_SW J14.9B none CK_CONF J14.10B none 26 Comment CKOUT3, CKOUT 4 enabled ...

Page 27

OCUMENT HANGE IST Revision 0.2 to Revision 0.3 Updated "5.3.Si536x Input and Output Clocks" on page 4. Updated "5.5.MCU" on page 6. Added "Appendix—Powerup and Factory Default Settings" on page 25. Revision 0.3 to Revision 0.4 Updated ...

Page 28

... Si5365/66-EVB Si5367/68-EVB C I ONTACT NFORMATION Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX 78701 Tel: 1+(512) 416-8500 Fax: 1+(512) 416-9669 Toll Free: 1+(877) 444-3032 Email: clockinfo@silabs.com Internet: www.silabs.com The information in this document is believed to be accurate in all respects at the time of publication but is subject to change without notice. ...

Related keywords