LMX2433EVAL National Semiconductor, LMX2433EVAL Datasheet
LMX2433EVAL
Specifications of LMX2433EVAL
Related parts for LMX2433EVAL
LMX2433EVAL Summary of contents
Page 1
... LMX2433SLE EVALUATION BOARD OPERATING INSTRUCTIONS National Semiconductor Corporation Wireless Communications, RF Products Group 2900 Semiconductor Dr. Santa Clara, CA, 95052-8090 LMX2433SLEFPEBI Rev 02.08.06 M/S A2-600 ...
Page 2
LMX2433SLE EVALUATION BOARD OPERATING INSTRUCTIONS Table of Contents 1.0 General Description .............................................................................................................. 1 1.1 Quick Start ............................................................................................................................ 1 1.1.1 Recommended Test Equipment ................................................................................ 1 1.1.2 Connection And Setup ............................................................................................... 2 2.0 Measurement Considerations............................................................................................... 3 2.1 Phase Noise Measurement Using A ...
Page 3
LMX2433SLE EVALUATION BOARD OPERATING INSTRUCTIONS 1.0 General Description The LMX2433SLE Evaluation Board simplifies evaluation of the LMX2433SLE 3.6 GHz/1.7 GHz PLLatinum dual frequency synthesizer. The board enables all performance measurements with no additional support circuitry. The evaluation board consists ...
Page 4
LMX2433SLE EVALUATION BOARD OPERATING INSTRUCTIONS 1.1.2 Connection And Setup 1. Connect the RF_OUT/IF_OUT output port to the input of the spectrum analyzer for phase noise and reference spur measurement or to the input of the modulation domain analyzer for lock ...
Page 5
LMX2433SLE EVALUATION BOARD OPERATING INSTRUCTIONS 2.0 Measurement Considerations 2.1 Phase Noise Measurement Using A Spectrum Analyzer The phase noise characteristics of the PLL can be measured on a spectrum analyzer or a phase noise test set. The spectrum analyzer test ...
Page 6
LMX2433SLE EVALUATION BOARD OPERATING INSTRUCTIONS 2.2 Loop Filter Bandwidth Measurement Using A Spectrum Analyzer The loop bandwidth is the bandwidth of the closed loop PLL system. It is, by definition, the frequency that makes the forward loop gain equal to ...
Page 7
... Use the BurstMode tab of the CodeLoader software to program the device to toggle between a desired minimum and maximum frequency necessary to include a sufficient delay, such as 100000, after each programming command. For more detail, refer to the BurstMode Tab section in the CodeLoader 2 Operating Instructions from National Semiconductor’s Wireless Communications website: http://wireless.national.com/. LMX2433SLEFPEB ...
Page 8
... It is necessary to include a sufficient delay, such as 10000000, after each programming command. Refer to the Burst Mode Tab section in the CodeLoader 2 Operating Instructions from National Semiconductor’s Wireless Communications website: http://wireless.national.com/. The lock time is the time difference between the point the frequency starts to change (T1), and the point the PLL frequency settles within +/- 1 kHz range (T2), i.e. lock time = T2 – ...
Page 9
LMX2433SLE EVALUATION BOARD OPERATING INSTRUCTIONS 3.0 Evaluation Board Configuration 3.1 RF PLL Loop Filter Parameters 1.8 kΩ Kφ 330 Ω 172 nF 3.2 IF PLL Loop Filter Parameters 2.7 kΩ Kφ 470Ω 5 LMX2433SLEFPEB Settings ...
Page 10
LMX2433SLE EVALUATION BOARD OPERATING INSTRUCTIONS 4.0 Typical Performance Measurements The LMX2433SLE Evaluation Board has been tested to meet the typical performance criteria as shown below: Evaluation Conditions: V Operating Voltage cc TCXO Frequency RF VCO Tuning Range RF Comparison Frequency ...
Page 11
LMX2433SLE EVALUATION BOARD OPERATING INSTRUCTIONS 4.1 RF PLL Typical Performance Measurements RF PLL Phase Noise at 3.200 GHz at 1.0 kHz Offset = -85.0 dBc/Hz RF PLL Loop Filter Bandwidth (≈15.0 kHz) LMX2433SLEFPEB Figure (4.1.1) Figure (4.1.2) February 8,2006 9 ...
Page 12
LMX2433SLE EVALUATION BOARD OPERATING INSTRUCTIONS RF PLL Reference Spurs at 3.120 GHz at 2.5 MHz Offset < -84.6 dBc RF PLL Reference Spurs at 3.200 GHz at 2.5 MHz Offset < -84.8 dBc LMX2433SLEFPEB Figure (4.1.3) Figure (4.1.4) February 8,2006 ...
Page 13
LMX2433SLE EVALUATION BOARD OPERATING INSTRUCTIONS RF PLL Reference Spurs at 3.250 GHz at 2.5 MHz Offset < -83.3 dBc LMX2433SLEFPEB Figure (4.1.5) February 8,2006 11 ...
Page 14
LMX2433SLE EVALUATION BOARD OPERATING INSTRUCTIONS RF PLL Positive Frequency Switching Waveform 3.120 GHz to 3.270 GHz Lock Time (+/- 1kHz < 870.0 µs) REF -8.5 dBm 2 dB/ CENTER 3.27000513 GHz RES BW 10 kHz RF PLL Negative Frequency Switching ...
Page 15
LMX2433SLE EVALUATION BOARD OPERATING INSTRUCTIONS 4.2 IF PLL Typical Performance Measurements IF PLL Phase Noise at 1.565 GHz at 1.0 kHz Offset = -90.4 dBc/Hz IF PLL Loop Filter Bandwidth (≈26.00 kHz) LMX2433SLEFPEB Figure (4.2.1) Figure (4.2.2) February 8,2006 13 ...
Page 16
LMX2433SLE EVALUATION BOARD OPERATING INSTRUCTIONS IF PLL Reference Spurs at 1.530 GHz at 2.5 MHz Offset < -79.2 dBc IF PLL Reference Spurs at 1.565 GHz at 2.5 MHz Offset < 90.5 dBc LMX2433SLEFPEB Figure (4.2.3) Figure (4.2.4) February 8,2006 ...
Page 17
LMX2433SLE EVALUATION BOARD OPERATING INSTRUCTIONS IF PLL Reference Spurs at 1.600 GHz at 2.5 MHz Offset < -90.7 dBc LMX2433SLEFPEB Figure (4.2.5) February 8,2006 15 ...
Page 18
LMX2433SLE EVALUATION BOARD OPERATING INSTRUCTIONS IF PLL Positive Lock Time Waveform Using HP53310A Modulation Domain Analyzer 1.530 GHz to 1.600 GHz Lock Time (+/- 1kHz - 463 µs) IF PLL Negative Lock Time Waveform Using HP53310A Modulation Domain Analyzer 1.600 ...
Page 19
LMX2433SLE EVALUATION BOARD OPERATING INSTRUCTIONS Vcc U4 Vcc LP2985AIM5-2.5 1 Vin C32 C31 C30 R21 2.2 uF 0. ON/OFF R22 Vcc_PLL OPEN IF_OUT C24 R19 R18 18 18 100 pF R17 R39 18 OPEN ...
Page 20
LMX2433SLE EVALUATION BOARD OPERATING INSTRUCTIONS LMX2433SLE Evaluation Board – Board Layout LMX2433SLEFPEB APPENDIX B: Top Layer Figure (B.1) MidLayer1 Figure (B.2) February 8,2006 18 ...
Page 21
LMX2433SLE EVALUATION BOARD OPERATING INSTRUCTIONS LMX2433SLEFPEB MidLayer2 Figure (B.3) Bottom Layer Figure (B.4) February 8,2006 19 ...
Page 22
... KEMET KEMET PANASONIC KEMET CAL CHIP KEMET VISHAY VISHAY VISHAY VISHAY VISHAY VISHAY VISHAY SEI SEI STEWARD CDI COMM CON CONNECTORS COMM CON CONNECTORS COMM CON CONNECTORS NATIONAL SEMICONDUCTOR NATIONAL SEMICONDUCTOR NATIONAL SEMICONDUCTOR VARI-L VARI-L LUX MANUFACTURING ORLANDER INC ORLANDER INC 20 ...
Page 23
LMX2433SLE EVALUATION BOARD OPERATING INSTRUCTIONS LMX2433SLE Evaluation Board – Build Diagram Bottom Layer – No Components LMX2433SLEFPEB APPENDIX D: Top Layer (Top View) Figure (D.1) February 8,2006 21 ...
Page 24
LMX2433SLE EVALUATION BOARD OPERATING INSTRUCTIONS LMX2433SLE How To Setup The CodeLoader Software The port setup is necessary to tell the CodeLoader program which signals to send to which locations on the computer parallel port. The proper setup for this part ...
Page 25
LMX2433SLE EVALUATION BOARD OPERATING INSTRUCTIONS Pin 1 Position For PC Parallel Port And 10-Pin Header LMX2433SLEFPEB Figure (E.3) Default Bits/Pins Setup Figure (E.4) February 8,2006 23 ...
Page 26
LMX2433SLE EVALUATION BOARD OPERATING INSTRUCTIONS LMX2433SLEFPEB RF PLL Default Setup Figure (E.5) IF PLL Default Setup Figure (E.6) February 8,2006 24 ...