LM5069EVAL/NOPB National Semiconductor, LM5069EVAL/NOPB Datasheet - Page 4

• Manufacturer Part Number: LM5069EVAL/NOPB
• Description: BOARD EVALUATION LM5069
• Manufacturer: National Semiconductor

Specifications of LM5069EVAL/NOPB

• Main Purpose: Power Management, Hot Swap Controller
• Utilized Ic / Part: LM5069
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Secondary Attributes: -
• Embedded: -
• Primary Attributes: -
• Other names: LM5069EVAL

www.national.com
Circuit Parameter Changes
Current Limit
The current limit threshold is set by R10 according to the fol-
lowing equation:
If the load current increases such that the voltage across R10
reaches 55 mV, the LM5069 then modulates Q1’s gate to limit
the current to that level. This evaluation board is supplied with
a 10 mohm resistor for R10, resulting in a current limit of 5.5A.
To change the current limit threshold replace R10 with a re-
sistor of the required value and power capability.
Power Limit
The maximum power dissipated in Q1 during turn-on, or due
to a fault, is limited by R9 and R10 according to the following
equation:
With the components supplied on the evaluation board, P
(LIM)
high, its gate is modulated to limit its drain current so the
power dissipated in Q1 does not exceed 45W. As the drain-
to-source voltage decreases, the drain current increases,
maintaining the power dissipation constant. When the drain
current reaches the current limit threshold set by R10 (5.5A),
the current is then maintained constant until the output volt-
age reaches its final value. The current then decreases to a
value determined by the load. See Figures 3, 9, and 10.
The fault timeout period and the restart timing are determined
by the TIMER capacitor according to the following equations:
= 45W. During turn-on, when the voltage across Q1 is
t
RESTART
t
FAULT
I
LIM
= C8 x 4.7 x 10
= 55 mV/R10
= C8 x 9.4 x 10
FIGURE 4. Fault Timeout and Restart Sequence
4
6
FET
4
Each time Q1 is subjected to the maximum power limit con-
ditions it is internally stressed for a few milliseconds. For this
reason, the power limit threshold must be set lower than the
limit indicated by the FET’s SOA chart. In this evaluation
board, the power limit threshold is set at 45W, compared to
≊
sheet. The FET manufacturer should be contacted for more
information on this subject.
Insertion Time
The insertion time starts when the input voltage at VIN reach-
es 7.6V, and its duration is equal to
During the insertion time, Q1 is held off regardless of the volt-
age at VIN. This delay allows ringing and transients at VIN
subside before the input voltage is applied to the load via Q1.
The insertion time on this evaluation board is
Figure 8.
Fault Detection & Restart
If the load current increases to the fault level (the current limit
threshold, 5.5A), an internal current source charges the timing
capacitor at the TIMER pin. When the voltage at the TIMER
pin reaches 4.0V, the fault timeout period is complete, and the
LM5069 shuts off Q1. The restart sequence then begins, con-
sisting of seven cycles at the TIMER pin between 4.0V and
1.25V, as shown in Figure 4. When the voltage at the TIMER
pin reaches 0.3V during the eighth high-to-low ramp, Q1 is
turned on. If the fault is still present, the fault timeout period
and the restart sequence repeat.
The waveform at the TIMER pin can be monitored at the test
pad located between C8 and R9. In this evaluation board, the
fault timeout period is
seconds. See Figures 11 and 12.
150W limit indicated in the Vishay SUM40N15-38 data
t
INSERTION
≊
38 ms, and the restart time is
= C8 x 7.24 x 10
20205304
5
≊
600 ms. See
≊
7.7