TLE6389G 50-1 Infineon Technologies, TLE6389G 50-1 Datasheet - Page 3
![no-image](/images/manufacturer_photos/0/3/327/infineon_technologies_sml.jpg)
TLE6389G 50-1
Manufacturer Part Number
TLE6389G 50-1
Description
IC CONV DC/DC BUCK PDSO-14
Manufacturer
Infineon Technologies
Type
Step-Down (Buck), Step-Up (Boost)r
Datasheet
1.TLE6389G_50.pdf
(23 pages)
Specifications of TLE6389G 50-1
Internal Switch(s)
Yes
Synchronous Rectifier
No
Number Of Outputs
1
Voltage - Output
5V
Current - Output
3A
Frequency - Switching
360kHz
Voltage - Input
5 ~ 60 V
Operating Temperature
-40°C ~ 150°C
Mounting Type
Surface Mount
Package / Case
DSO-14
Output Voltage
5 V
Output Current
3 A
Input Voltage
5 V to 60 V
Mounting Style
SMD/SMT
Maximum Operating Temperature
+ 125 C
Minimum Operating Temperature
- 40 C
For Use With
DEMOBOARDTLE6389-3GV50IN - BOARD DEMO FOR TLE 6389-3 GV50DEMOBOARDTLE6389-2GVIN - BOARD DEMO FOR TLE 6389-2GVDEMOBOARDTLE6389-2GV50IN - BOARD DEMO FOR TLE 6389-2 GV50
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Power - Output
-
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Other names
SP000015001
TLE6389G501NT
TLE6389G501T
TLE6389G501NT
TLE6389G501T
Pin No
SO-14
Target Datasheet Rev. 1.7
13
11
14
12
10
1
4
6
8
9
7
5
VS
BDS
Symbol
SI_ENA
BLE
GND
SI_GND
CS
GDRV
RO
RD
SO
SI
SYNC
Function
SI Enable Input. SI_GND is switched to high impedance when SI_Enable
is low. High level at SI_Enable connects SI_GND to GND via a low
impedance path. SO is undefined when SI_Enable is low. (TLE6389G50-
1, TLE6389G33-1 only)
Supply Input. Bypass with 0.47µF.
Ground. Analog signal ground.
SI Ground. Ground connection for SI comparator resistor devider.
Buck Driver Supply Input. Connect ceramic capacitor between BDS and
VS to generate clamped gate-source voltage to drive the PMOS power
stage.
Current-Sense Input. Connect current-sense resistor between VS and
CS. External MOSFET is turned off when the voltage across the resistor
equals the current-limit trip level.
Gate Drive Output for External P-Channel MOSFET. GDRV swings
between VS and BDS.
Reset Output. Open drain output from reset comparator with an internal
pull up resistor.
Reset Delay. Connect a capacitor to ground for delay time adjustment.
Sense Output Comparator. Open drain output from SI comparator with
an internal pull up resistor.
Sense Input Comparator. Input to the Low-Battery Comparator. This
input is compared to an internal 1.25V reference.
Input for external synchronization. An external clock signal connected
to this pin allows for GDRV switching synchronization.
3
TLE 6389
2001-09-17