LTC1709EG-9#TRPBF Linear Technology, LTC1709EG-9#TRPBF Datasheet - Page 19

IC SW REG STEP-DOWN SYNC 36-SSOP

LTC1709EG-9#TRPBF

Manufacturer Part Number
LTC1709EG-9#TRPBF
Description
IC SW REG STEP-DOWN SYNC 36-SSOP
Manufacturer
Linear Technology
Type
Step-Down (Buck)r
Datasheet

Specifications of LTC1709EG-9#TRPBF

Internal Switch(s)
No
Synchronous Rectifier
Yes
Number Of Outputs
2
Voltage - Output
1.3 ~ 3.5 V
Current - Output
3A
Voltage - Input
4 ~ 36 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
36-SSOP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Power - Output
-
Frequency - Switching
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LTC1709EG-9#TRPBFLTC1709EG-9
Quantity:
50 000
Company:
Part Number:
LTC1709EG-9#TRPBFLTC1709EG-9
Manufacturer:
LTNEAR
Quantity:
20 000
Company:
Part Number:
LTC1709EG-9#TRPBFLTC1709EG-9#TR
Manufacturer:
LT/凌特
Quantity:
20 000
APPLICATIO S I FOR ATIO
If the overload occurs after start-up, the voltage on C
continue charging and will provide additional time before
latching off:
This built-in overcurrent latchoff can be overridden by
providing a pull-up resistor, R
shown in Figure 6. This resistance shortens the soft-start
period and prevents the discharge of the RUN/SS capaci-
tor during a severe overcurrent and/or short-circuit con-
dition. When deriving the 5 A current from V
figure, current latchoff is always defeated. The diode
connecting this pull-up resistor to INTV
eliminates any extra supply current during shutdown
while eliminating the INTV
controller start-up.
Why should you defeat current latchoff? During the
prototyping stage of a design, there may be a problem with
noise pickup or poor layout causing the protection circuit
to latch off the controller. Defeating this feature allows
troubleshooting of the circuit and PC layout. The internal
short-circuit and foldback current limiting still remains
active, thereby protecting the power supply system from
failure. A decision can be made after the design is com-
plete whether to rely solely on foldback current limiting or
to enable the latchoff feature by removing the pull-up
resistor.
The value of the soft-start capacitor C
scaled with output voltage, output capacitance and load
current characteristics. The minimum soft-start capaci-
tance is given by:
The minimum recommended soft-start capacitor of C
0.1 F will be sufficient for most applications.
Phase-Locked Loop and Frequency Synchronization
The LTC1709 has a phase-locked loop comprised of an
internal voltage controlled oscillator and phase detector.
This allows the top MOSFET turn-on to be locked to the
rising edge of an external source. The frequency range of
the voltage controlled oscillator is 50% around the
center frequency f
t
C
LO2
SS
> (C
(C
OUT
SS
• 3V)/(1.2 A) = 2.5 • 10
)(V
O
OUT
. A voltage applied to the PLLFLTR pin
U
)(10
U
-4
CC
)(R
SS
loading from preventing
SENSE
, to the RUN/SS pin as
W
)
SS
6
CC
(C
may need to be
, as in Figure 6,
SS
)
IN
U
as in the
SS
SS
will
=
of 1.2V corresponds to a frequency of approximately
220kHz. The nominal operating frequency range of the
LTC1709 is 140kHz to 310kHz.
The phase detector used is an edge sensitive digital type
which provides zero degrees phase shift between the
external and internal oscillators. This type of phase detec-
tor will not lock up on input frequencies close to the
harmonics of the VCO center frequency. The PLL hold-in
range, f
The output of the phase detector is a complementary pair
of current sources charging or discharging the external
filter network on the PLLFLTR pin. A simplified block
diagram is shown in Figure 7.
If the external frequency (f
lator frequency f
pulling up the PLLFLTR pin. When the external frequency
is less than f
down the PLLFLTR pin. If the external and internal fre-
quencies are the same but exhibit a phase difference, the
current sources turn on for an amount of time correspond-
ing to the phase difference. Thus the voltage on the
PLLFLTR pin is adjusted until the phase and frequency of
the external and internal oscillators are identical. At this
stable operating point the phase comparator output is
open and the filter capacitor C
LTC1709 PLLIN pin must be driven from a low impedance
source such as a logic gate located close to the pin.
PLLIN
f
EXTERNAL
H
OSC
= f
Figure 7. Phase-Locked Loop Block Diagram
H
, is equal to the capture range, f
C
= 0.5 f
50k
0SC
, current is sunk continuously, pulling
LTC1709-8/LTC1709-9
0SC
FREQUENCY
DETECTOR
DETECTOR
DIGITAL
PHASE/
PHASE
, current is sourced continuously,
O
(150kHz-300kHz)
PLLIN
LP
) is greater than the oscil-
2.4V
holds the voltage. The
C:
PLLFLTR
R
10k
LP
1709 F07
19
OSC
C
LP

Related parts for LTC1709EG-9#TRPBF