ISL6334ACRZ Intersil, ISL6334ACRZ Datasheet - Page 28
![IC CTRLR PWM 4PHASE BUCK 40-QFN](/photos/6/88/68851/40-qfn_pkg_sml.jpg)
ISL6334ACRZ
Manufacturer Part Number
ISL6334ACRZ
Description
IC CTRLR PWM 4PHASE BUCK 40-QFN
Manufacturer
Intersil
Datasheet
1.ISL6334ACRZ.pdf
(30 pages)
Specifications of ISL6334ACRZ
Applications
Controller, Intel VR11.1
Voltage - Input
3 ~ 12 V
Number Of Outputs
1
Voltage - Output
0.5 ~ 1.6 V
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
40-VFQFN, 40-VFQFPN
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ISL6334ACRZ
Manufacturer:
INTERSIL
Quantity:
250
Part Number:
ISL6334ACRZ
Manufacturer:
INTERSIL
Quantity:
20 000
Part Number:
ISL6334ACRZ-T
Manufacturer:
INTERSIL
Quantity:
20 000
bulk capacitors allows them to supply the increased current
with less output voltage deviation.
The ESR of the bulk capacitors also creates the majority of
the output-voltage ripple. As the bulk capacitors sink and
source the inductor AC ripple current (see “Interleaving” on
page 12 and Equation 2), a voltage develops across the
bulk-capacitor ESR equal to I
output capacitors are selected, the maximum allowable
ripple voltage, V
inductance, as shown in Equation 37.
Since the capacitors are supplying a decreasing portion of
the load current while the regulator recovers from the
transient, the capacitor voltage becomes slightly depleted.
The output inductors must be capable of assuming the entire
load current before the output voltage decreases more than
ΔV
Equation 38 gives the upper limit on L for the cases when
the trailing edge of the current transient causes a greater
output-voltage deviation than the leading edge. Equation 39
addresses the leading edge. Normally, the trailing edge
dictates the selection of L because duty cycles are usually
less than 50%. Nevertheless, both inequalities should be
evaluated, and L should be selected based on the lower of
the two results. In each equation, L is the per-channel
inductance, C is the total output capacitance, and N is the
number of active channels.
Switching Frequency Selection
There are a number of variables to consider when choosing
the switching frequency, as there are considerable effects on
the upper-MOSFET loss calculation. These effects are
outlined in “MOSFETs” on page 25, and they establish the
upper limit for the switching frequency. The lower limit is
established by the requirement for fast transient response
and small output-voltage ripple as outlined in “Output Filter
Design” on page 27. Choose the lowest switching frequency
that allows the regulator to meet the transient-response
requirements.
Input Capacitor Selection
The input capacitors are responsible for sourcing the AC
component of the input current flowing into the upper
MOSFETs. Their RMS current capacity must be sufficient to
handle the AC component of the current drawn by the upper
MOSFETs which is related to duty cycle and the number of
active phases.
L
L
L
≤
≤
≥
MAX
2NCV
-------------------- - ΔV
(
------------------------- - ΔV
1.25
(
(
ESR
ΔI
(
ΔI
. This places an upper limit on inductance.
)
) NC
)
2
O
2
)
⎛
⎝
----------------------------------------------------------- -
V
IN
f
S
MAX
V
–
P-P(MAX)
MAX
IN
N V
V
–
P-P MAX
OUT
ΔI ESR
–
ΔI ESR
(
(
(
⎞ V
⎠
, determines the lower limit on the
OUT
)
)
28
C(P-P )
)
⎛
⎝
V
IN
(ESR). Thus, once the
–
V
O
⎞
⎠
ISL6334, ISL6334A
(EQ. 37)
(EQ. 38)
(EQ. 39)
For a 2-phase design, use Figure 18 to determine the
input-capacitor RMS current requirement given the duty
cycle, maximum sustained output current (I
of the per-phase peak-to-peak inductor current (I
I
will minimize the total number of input capacitors required to
support the RMS current calculated. The voltage rating of
the capacitors should also be at least 1.25x greater than the
maximum input voltage.
Figures 19 and 20 provide the same input RMS current
information for three and four phase designs respectively.
Use the same approach to selecting the bulk capacitor type
and number as previously described.
Low capacitance, high-frequency ceramic capacitors are
needed in addition to the bulk capacitors to suppress leading
and falling edge voltage spikes. The result from the high
current slew rates produced by the upper MOSFETs turn on
and off. Select low ESL ceramic capacitors and place one as
close as possible to each upper MOSFET drain to minimize
board parasitic impedances and maximize suppression.
O
FIGURE 18. NORMALIZED INPUT-CAPACITOR RMS CURRENT
FIGURE 19. NORMALIZED INPUT-CAPACITOR RMS CURRENT
. Select a bulk capacitor with a ripple current rating which
0.3
0.2
0.1
0.3
0.2
0.1
0
0
0
0
I
I
L(P-P)
L(P-P)
I
I
I
L(P-P)
L(P-P)
L(P-P)
vs DUTY CYCLE FOR 2-PHASE CONVERTER
vs DUTY CYCLE FOR 3-PHASE CONVERTER
= 0
= 0.25 I
= 0
= 0.5 I
= 0.75 I
0.2
0.2
O
O
O
DUTY CYCLE (V
DUTY CYCLE (V
0.4
0.4
I
I
L(P-P)
L(P-P)
0.6
0.6
= 0.5 I
= 0.75 I
O
O/
/V
V
IN
IN
O
)
)
O
O
0.8
0.8
), and the ratio
L(P-P)
May 28, 2009
1.0
1.0
FN6482.1
) to