LT3150CGN#PBF Linear Technology, LT3150CGN#PBF Datasheet - Page 15

• Manufacturer Part Number: LT3150CGN#PBF
• Description: IC CTRLR REG VLDO FET 16-SSOP
• Manufacturer: Linear Technology
• Type: Positive Adjustabler

Specifications of LT3150CGN#PBF

• Number Of Outputs: 1
• Voltage - Output: 2.5 ~ 18.4 V
• Current - Supply: 12mA
• Voltage - Input: 1.5 ~ 10 V, 10 ~ 20 V
• Operating Temperature: 0°C ~ 70°C
• Package / Case: 16-SSOP
• Primary Input Voltage: 10V
• Dropout Voltage Vdo: 130mV
• No. Of Pins: 16
• Output Current: 10A
• Operating Temperature Range: 0°C To +70°C
• Msl: MSL 1 - Unlimited
• Output Voltage Adjustable Min, Vout: 1.5V
• Rohs Compliant: Yes
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

APPLICATIO S I FOR ATIO
Frequency Compensation
Frequency compensation is the most critical step in de-
signing an LT3150 application circuit. Frequency compen-
sation stabilizes the feedback loop under all line, load and
temperature conditions and determines the transient load
step performance.
To start the frequency compensation process, gather the
following application information. Determine the output
voltage, the minimum and maximum output currents, the
transconductance (g
minimum and maximum output currents and the output
capacitor type (ceramic, tantalum, electrolytic).
Frequency compensation is accomplished with a passive
network tied from the LT3150’s COMP pin to ground. The
LT3150 generally employs a Type-2 frequency compensa-
tion method. The “Type-2” method uses two poles and one
zero. The output capacitor type determines how the zero
in the feedback loop is set. Ceramic capacitors typically
have very low ESR (equivalent series resistance) and
therefore the COMP pin network sets the “zero” location.
Tantalum and electrolytic capacitors typically have suffi-
cient ESR such that the “zero” formed by the ESR and the
capacitance value is used. Using tantalum or electrolytic
capacitors in LT3150 applications is somewhat more
challenging because the user must choose capacitors with
the proper ESR plus capacitance value to place the zero at
the correct spot in the frequency response.
U
fs
) of the selected MOSFET at the
V
FB2
REF
U
Figure 3. Simplified Block Diagram for Frequency Compensation
+
–
W
g
m1
= 0.015
R
1M
O
U
COMP
R1
C1
C2
V
V
Refer to the simplified LT3150 block diagram shown in
Figure 3 during the frequency compensation discussion
that follows.
Figure 4 illustrates the typical bode plot and the pole/zero
locations with the use of low ESR ceramic output
capacitors.
Figure 5 illustrates the typical bode plot and the pole/zero
locations with the use of tantalum or electrolytic output
capacitors.
In both output capacitor cases, the location of the first
pole, P1, is set by the error amplifier COMP pin’s open-
loop output impedance, R
C1. The low frequency gain is set by g
In the case of low ESR ceramic capacitors, R1 in series
with C1 in the COMP pin network sets the zero, Z1. With
tantalum or electrolytic capacitors, the ESR in series with
the output capacitor C
the mid-band gain or “shelf” gain. For a given value of
output capacitance, the “shelf” gain determines the
regulator’s transient response to an output load step,
especially the output voltage’s peak overshoot and under-
shoot. For a given output load current change, a corre-
sponding delta in the MOSFET’s V
divided by the “shelf gain” sets how much the FB2 must
change and thus, results in output voltage perturbation.
Higher “shelf” gain results in lower transient response
peak deviations. Higher shelf gain also translates to a
OUT
REF
=
R
+
–
F1
R
+ R
F2
F2
R
R
F1
F2
R
G
R
O
ESR
C
sets Z1. Z1’s location establishes
O
V
O
IN
, and compensation capacitor,
Q1
3150 F03
I
LOAD
V
OUT
GS
m1
occurs. This V
• R
O
• (V
LT3150
REF
15
/V
OUT
3150f
GS
)