AMIS30623C623BRG ON Semiconductor, AMIS30623C623BRG Datasheet - Page 47

• Manufacturer Part Number: AMIS30623C623BRG
• Description: IC MOTOR DRIVER/CTLR 32-QFP
• Manufacturer: ON Semiconductor

Specifications of AMIS30623C623BRG

• Applications: Stepper Motor Driver
• Number Of Outputs: 1
• Current - Output: 800mA
• Voltage - Supply: 6.5 V ~ 29 V
• Operating Temperature: -40°C ~ 165°C
• Mounting Type: Surface Mount
• Package / Case: 32-VSQFP
• Mounting Style: SMD/SMT
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Voltage - Load: -
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant

GetFullStatus
to get a complete status of the circuit and the stepper−motor.
Refer to RAM Registers and Flags Table to see the meaning
of the parameters sent to the LIN master.
Note: A GetFullStatus command will attempt to reset flags
<TW>, <TSD>, <UV2>, <ElDef>, <StepLoss>,
<CPFail>, <OVC1>, <OVC2>, <VddReset>, <Stall>,
<AbsStall>, <DelStallLo> and <DelStallHi>.
Where:
Table 43. GetFullStatus PREPARING FRAME TYPE #7
Table 44. GetFullStatus READING FRAME TYPE #6 (1)
Table 45. GetFullStatus READING FRAME TYPE #6 (2)
This command is provided to the circuit by the LIN master
(*) According to parity computation
1. The master sends a type #7 preparing frame. After the type#7 preparing frame, the master sends a reading frame
Byte
Byte
Byte
0
1
2
3
0
1
2
3
4
5
6
7
8
9
0
1
2
3
4
5
6
7
8
9
type#6 to retrieve the circuit’s in−frame response.
Checksum
Checksum
Checksum
Content
Identifier
Content
Identifier
Content
Identifier
Data 1
Data 2
Data 1
Data 2
Data 3
Data 4
Data 5
Data 6
Data 7
Data 8
Data 1
Data 2
Data 3
Data 4
Data 5
Data 6
Data 7
Data 8
AccShape
VddReset
AbsStall
Bit 7
Bit 7
Bit 7
1
1
0
1
1
0
1
*
FS2StallEn[2:0]
Motion[2:0]
DelStallLo
StepLoss
Bit 6
Bit 6
Bit 6
1
1
1
*
StepMode[1:0]
AbsThr[3:0]
Vmax[3:0]
Irun[3:0]
http://onsemi.com
DelStallHi
ElDef
Bit 5
Bit 5
Bit 5
0
1
1
1
47
GetFullStatus corresponds to 2 successive LIN
in−frame responses with 0x3D indirect ID.
Note: It is not mandatory for the LIN master to initiate the
second in−frame response if the data in the second response
frame is not needed by the application.
Checksum over data
Checksum over data
The master sends either type#7 or type#8 preparing frame.
Shaft
Bit 4
Bit 4
ESW
Bit 4
UV2
ID4
TagPos[15:8]
ActPos[15:8]
1
1
1
1
SecPos[7:0]
TagPos[7:0]
ActPos[7:0]
Structure
Structure
Structure
AD[6:0]
Checksum over data
MinSamples[2:0]
CMD[6:0] = 0x01
DC100
AD[6:0]
AD[6:0]
TimeE
OVC1
Bit 3
Bit 3
Bit 3
TSD
ID3
1
1
DataE
OVC2
Bit 2
Bit 2
Bit 2
ID2
TW
1
1
DelThr[3:0]
Vmin[3:0]
Ihold[3:0]
Acc[3:0]
SecPos[10:8]
DC100StEn
HeadE
Bit 1
Bit 1
Bit 1
Stall
ID1
0
0
Tinfo[1:0]
PWMJEn
CPFail
Bit 0
Bit 0
Bit 0
BitE
ID0
1
1